Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit a4f45cf1 authored by Kristian Høgsberg's avatar Kristian Høgsberg Committed by Eric Anholt
Browse files

drm/i915: Support 30 bit depth modes 



Signed-off-by: default avatarKristian Høgsberg <krh@redhat.com>
Signed-off-by: default avatarEric Anholt <eric@anholt.net>
parent f3cd474b

drivers/gpu/drm/i915/i915_reg.h

+1 −0
Original line number Original line Diff line number Diff line
@@ -1915,6 +1915,7 @@ 
#define   DISPPLANE_16BPP			(0x5<<26)

#define   DISPPLANE_16BPP			(0x5<<26)

#define   DISPPLANE_32BPP_NO_ALPHA		(0x6<<26)

#define   DISPPLANE_32BPP_NO_ALPHA		(0x6<<26)

#define   DISPPLANE_32BPP			(0x7<<26)

#define   DISPPLANE_32BPP			(0x7<<26)

#define   DISPPLANE_32BPP_30BIT_NO_ALPHA	(0xa<<26)

#define   DISPPLANE_STEREO_ENABLE		(1<<25)

#define   DISPPLANE_STEREO_ENABLE		(1<<25)

#define   DISPPLANE_STEREO_DISABLE		0

#define   DISPPLANE_STEREO_DISABLE		0

#define   DISPPLANE_SEL_PIPE_MASK		(1<<24)

#define   DISPPLANE_SEL_PIPE_MASK		(1<<24)

drivers/gpu/drm/i915/intel_display.c

+4 −1
Original line number Original line Diff line number Diff line
@@ -1289,6 +1289,9 @@ intel_pipe_set_base(struct drm_crtc *crtc, int x, int y, 
		break;

		break;

	case 24:

	case 24:

	case 32:

	case 32:

		if (crtc->fb->depth == 30)

			dspcntr |= DISPPLANE_32BPP_30BIT_NO_ALPHA;

		else

			dspcntr |= DISPPLANE_32BPP_NO_ALPHA;

			dspcntr |= DISPPLANE_32BPP_NO_ALPHA;

		break;

		break;

	default:

	default: