Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit a2b16588 authored by Rafael Antognolli's avatar Rafael Antognolli Committed by Rodrigo Vivi
Browse files

drm/i915: Implement WaDisableEarlyEOT. 



There seems to be another clock gating issue which the workaround is
described as:

   "WA: Set 0xE4F0[1] = 1 to disable Early EOT of thread."

Signed-off-by: default avatarRafael Antognolli <rafael.antognolli@intel.com>
Reviewed-by: default avatarLucas De Marchi <lucas.demarchi@intel.com>
Signed-off-by: default avatarRodrigo Vivi <rodrigo.vivi@intel.com>
Link: https://patchwork.freedesktop.org/patch/msgid/20171216001117.14232-2-rafael.antognolli@intel.com
parent 01ab0f92

drivers/gpu/drm/i915/i915_reg.h

+1 −0
Original line number Diff line number Diff line
@@ -8146,6 +8146,7 @@ enum { 
#define   PARTIAL_INSTRUCTION_SHOOTDOWN_DISABLE	(1<<8)

#define   STALL_DOP_GATING_DISABLE		(1<<5)

#define   THROTTLE_12_5				(7<<2)

#define   DISABLE_EARLY_EOT			(1<<1)



#define GEN7_ROW_CHICKEN2		_MMIO(0xe4f4)

#define GEN7_ROW_CHICKEN2_GT2		_MMIO(0xf4f4)

drivers/gpu/drm/i915/intel_engine_cs.c

+3 −0
Original line number Diff line number Diff line
@@ -1272,6 +1272,9 @@ static int cnl_init_workarounds(struct intel_engine_cs *engine) 
	if (ret)

		return ret;



	/* WaDisableEarlyEOT:cnl */

	WA_SET_BIT_MASKED(GEN8_ROW_CHICKEN, DISABLE_EARLY_EOT);



	return 0;

}