Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 9c7aea8e authored by Yixun Lan's avatar Yixun Lan Committed by Jerome Brunet
Browse files

dt-bindings: clock: reset: Add AXG AO Clock and Reset Bindings



Add dt-bindings headers for the Meson-AXG's AO clock and
reset controller.

Acked-by: default avatarPhilipp Zabel <p.zabel@pengutronix.de>
Reviewed-by: default avatarRob Herring <robh@kernel.org>
Signed-off-by: default avatarYixun Lan <yixun.lan@amlogic.com>
Signed-off-by: default avatarJerome Brunet <jbrunet@baylibre.com>
parent 0ac2e1d4
Loading
Loading
Loading
Loading
+26 −0
Original line number Diff line number Diff line
/* SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause) */
/*
 * Copyright (c) 2016 BayLibre, SAS
 * Author: Neil Armstrong <narmstrong@baylibre.com>
 *
 * Copyright (c) 2018 Amlogic, inc.
 * Author: Qiufang Dai <qiufang.dai@amlogic.com>
 */

#ifndef DT_BINDINGS_CLOCK_AMLOGIC_MESON_AXG_AOCLK
#define DT_BINDINGS_CLOCK_AMLOGIC_MESON_AXG_AOCLK

#define CLKID_AO_REMOTE		0
#define CLKID_AO_I2C_MASTER	1
#define CLKID_AO_I2C_SLAVE	2
#define CLKID_AO_UART1		3
#define CLKID_AO_UART2		4
#define CLKID_AO_IR_BLASTER	5
#define CLKID_AO_SAR_ADC	6
#define CLKID_AO_CLK81		7
#define CLKID_AO_SAR_ADC_SEL	8
#define CLKID_AO_SAR_ADC_DIV	9
#define CLKID_AO_SAR_ADC_CLK	10
#define CLKID_AO_ALT_XTAL	11

#endif
+20 −0
Original line number Diff line number Diff line
/* SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause) */
/*
 * Copyright (c) 2016 BayLibre, SAS
 * Author: Neil Armstrong <narmstrong@baylibre.com>
 *
 * Copyright (c) 2018 Amlogic, inc.
 * Author: Qiufang Dai <qiufang.dai@amlogic.com>
 */

#ifndef DT_BINDINGS_RESET_AMLOGIC_MESON_AXG_AOCLK
#define DT_BINDINGS_RESET_AMLOGIC_MESON_AXG_AOCLK

#define RESET_AO_REMOTE		0
#define RESET_AO_I2C_MASTER	1
#define RESET_AO_I2C_SLAVE	2
#define RESET_AO_UART1		3
#define RESET_AO_UART2		4
#define RESET_AO_IR_BLASTER	5

#endif