Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 9836ee9f authored by Felipe Balbi's avatar Felipe Balbi Committed by Tony Lindgren
Browse files

irqchip: omap-intc: enable IP protection



When PROTECTION bit in enabled in PROTECTION
register, INTC's registers are only accessible
from privileged mode.

Acked-by: default avatarJason Cooper <jason@lakedaemon.net>
Signed-off-by: default avatarFelipe Balbi <balbi@ti.com>
Signed-off-by: default avatarTony Lindgren <tony@atomide.com>
parent 8bb3b375
Loading
Loading
Loading
Loading
+20 −2
Original line number Diff line number Diff line
@@ -51,6 +51,8 @@
#define INTCPS_NR_ILR_REGS	128
#define INTCPS_NR_MIR_REGS	3

#define INTC_PROTECTION_ENABLE	(1 << 0)

/*
 * OMAP2 has a number of different interrupt controllers, each interrupt
 * controller is identified as its own "bank". Register definitions are
@@ -290,12 +292,28 @@ static int __init omap_init_irq_legacy(u32 base)
	return 0;
}

static void __init omap_irq_enable_protection(void)
{
	u32 reg;

	reg = intc_readl(INTC_PROTECTION);
	reg |= INTC_PROTECTION_ENABLE;
	intc_writel(INTC_PROTECTION, reg);
}

static int __init omap_init_irq(u32 base, struct device_node *node)
{
	int ret;

	if (node)
		return omap_init_irq_of(node);
		ret = omap_init_irq_of(node);
	else
		return omap_init_irq_legacy(base);
		ret = omap_init_irq_legacy(base);

	if (ret == 0)
		omap_irq_enable_protection();

	return ret;
}

static asmlinkage void __exception_irq_entry