Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 8ae7b8a5 authored by Daode Huang's avatar Daode Huang Committed by David S. Miller
Browse files

net: hns: fix sbm default parameters config error 



The default sbm config parameter leaves little buffer when there is heavy
traffic, which will cause packets drop. This patch changes them to make
enough buffers for handling packets.

Signed-off-by: default avatarDaode Huang <huangdaode@hisilicon.com>
Signed-off-by: default avatarYisen Zhuang <Yisen.Zhuang@huawei.com>
Signed-off-by: default avatarDavid S. Miller <davem@davemloft.net>
parent 3a31b64e

drivers/net/ethernet/hisilicon/hns/hns_dsaf_main.c

+25 −15
Original line number Diff line number Diff line
@@ -516,10 +516,10 @@ static void hns_dsafv2_sbm_bp_wl_cfg(struct dsaf_device *dsaf_dev) 
		o_sbm_bp_cfg = dsaf_read_dev(dsaf_dev, reg);

		dsaf_set_field(o_sbm_bp_cfg,

			       DSAFV2_SBM_CFG3_SET_BUF_NUM_NO_PFC_M,

			       DSAFV2_SBM_CFG3_SET_BUF_NUM_NO_PFC_S, 110);

			       DSAFV2_SBM_CFG3_SET_BUF_NUM_NO_PFC_S, 48);

		dsaf_set_field(o_sbm_bp_cfg,

			       DSAFV2_SBM_CFG3_RESET_BUF_NUM_NO_PFC_M,

			       DSAFV2_SBM_CFG3_RESET_BUF_NUM_NO_PFC_S, 160);

			       DSAFV2_SBM_CFG3_RESET_BUF_NUM_NO_PFC_S, 80);

		dsaf_write_dev(dsaf_dev, reg, o_sbm_bp_cfg);



		/* for no enable pfc mode */
@@ -527,29 +527,39 @@ static void hns_dsafv2_sbm_bp_wl_cfg(struct dsaf_device *dsaf_dev) 
		o_sbm_bp_cfg = dsaf_read_dev(dsaf_dev, reg);

		dsaf_set_field(o_sbm_bp_cfg,

			       DSAFV2_SBM_CFG4_SET_BUF_NUM_NO_PFC_M,

			       DSAFV2_SBM_CFG4_SET_BUF_NUM_NO_PFC_S, 128);

			       DSAFV2_SBM_CFG4_SET_BUF_NUM_NO_PFC_S, 192);

		dsaf_set_field(o_sbm_bp_cfg,

			       DSAFV2_SBM_CFG4_RESET_BUF_NUM_NO_PFC_M,

			       DSAFV2_SBM_CFG4_RESET_BUF_NUM_NO_PFC_S, 192);

			       DSAFV2_SBM_CFG4_RESET_BUF_NUM_NO_PFC_S, 240);

		dsaf_write_dev(dsaf_dev, reg, o_sbm_bp_cfg);

	}



	/* PPE */

	for (i = 0; i < DSAFV2_SBM_PPE_CHN; i++) {

		reg = DSAF_SBM_BP_CFG_2_PPE_REG_0_REG + 0x80 * i;

		o_sbm_bp_cfg = dsaf_read_dev(dsaf_dev, reg);

	dsaf_set_field(o_sbm_bp_cfg, DSAFV2_SBM_CFG2_SET_BUF_NUM_M,

		       DSAFV2_SBM_CFG2_SET_BUF_NUM_S, 10);

	dsaf_set_field(o_sbm_bp_cfg, DSAFV2_SBM_CFG2_RESET_BUF_NUM_M,

		       DSAFV2_SBM_CFG2_RESET_BUF_NUM_S, 12);

		dsaf_set_field(o_sbm_bp_cfg,

			       DSAFV2_SBM_CFG2_PPE_SET_BUF_NUM_M,

			       DSAFV2_SBM_CFG2_PPE_SET_BUF_NUM_S, 2);

		dsaf_set_field(o_sbm_bp_cfg,

			       DSAFV2_SBM_CFG2_PPE_RESET_BUF_NUM_M,

			       DSAFV2_SBM_CFG2_PPE_RESET_BUF_NUM_S, 3);

		dsaf_set_field(o_sbm_bp_cfg,

			       DSAFV2_SBM_CFG2_PPE_CFG_USEFUL_NUM_M,

			       DSAFV2_SBM_CFG2_PPE_CFG_USEFUL_NUM_S, 52);

		dsaf_write_dev(dsaf_dev, reg, o_sbm_bp_cfg);

	}



	/* RoCEE */

	for (i = 0; i < DASFV2_ROCEE_CRD_NUM; i++) {

		reg = DSAFV2_SBM_BP_CFG_2_ROCEE_REG_0_REG + 0x80 * i;

		o_sbm_bp_cfg = dsaf_read_dev(dsaf_dev, reg);

		dsaf_set_field(o_sbm_bp_cfg, DSAFV2_SBM_CFG2_SET_BUF_NUM_M,

			       DSAFV2_SBM_CFG2_SET_BUF_NUM_S, 2);

		dsaf_set_field(o_sbm_bp_cfg, DSAFV2_SBM_CFG2_RESET_BUF_NUM_M,

			       DSAFV2_SBM_CFG2_RESET_BUF_NUM_S, 4);

		dsaf_set_field(o_sbm_bp_cfg,

			       DSAFV2_SBM_CFG2_ROCEE_SET_BUF_NUM_M,

			       DSAFV2_SBM_CFG2_ROCEE_SET_BUF_NUM_S, 2);

		dsaf_set_field(o_sbm_bp_cfg,

			       DSAFV2_SBM_CFG2_ROCEE_RESET_BUF_NUM_M,

			       DSAFV2_SBM_CFG2_ROCEE_RESET_BUF_NUM_S, 4);

		dsaf_write_dev(dsaf_dev, reg, o_sbm_bp_cfg);

	}

}

drivers/net/ethernet/hisilicon/hns/hns_dsaf_reg.h

+14 −2
Original line number Diff line number Diff line
@@ -32,7 +32,7 @@ 
#define DSAFV2_SBM_NUM		8

#define DSAFV2_SBM_XGE_CHN    6

#define DSAFV2_SBM_PPE_CHN    1

#define DASFV2_ROCEE_CRD_NUM  8

#define DASFV2_ROCEE_CRD_NUM  1



#define DSAF_VOQ_NUM		DSAF_NODE_NUM

#define DSAF_INODE_NUM		DSAF_NODE_NUM
@@ -796,6 +796,18 @@ 
#define DSAFV2_SBM_CFG4_RESET_BUF_NUM_NO_PFC_S 9

#define DSAFV2_SBM_CFG4_RESET_BUF_NUM_NO_PFC_M (((1ULL << 9) - 1) << 9)



#define DSAFV2_SBM_CFG2_ROCEE_SET_BUF_NUM_S 0

#define DSAFV2_SBM_CFG2_ROCEE_SET_BUF_NUM_M (((1ULL << 8) - 1) << 0)

#define DSAFV2_SBM_CFG2_ROCEE_RESET_BUF_NUM_S 8

#define DSAFV2_SBM_CFG2_ROCEE_RESET_BUF_NUM_M (((1ULL << 8) - 1) << 8)



#define DSAFV2_SBM_CFG2_PPE_SET_BUF_NUM_S (0)

#define DSAFV2_SBM_CFG2_PPE_SET_BUF_NUM_M (((1ULL << 6) - 1) << 0)

#define DSAFV2_SBM_CFG2_PPE_RESET_BUF_NUM_S (6)

#define DSAFV2_SBM_CFG2_PPE_RESET_BUF_NUM_M (((1ULL << 6) - 1) << 6)

#define DSAFV2_SBM_CFG2_PPE_CFG_USEFUL_NUM_S (12)

#define DSAFV2_SBM_CFG2_PPE_CFG_USEFUL_NUM_M (((1ULL << 6) - 1) << 12)



#define DSAF_TBL_TCAM_ADDR_S 0

#define DSAF_TBL_TCAM_ADDR_M ((1ULL << 9) - 1)