Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 872cd4c2 authored by Ganesan Ramalingam's avatar Ganesan Ramalingam Committed by Ralf Baechle
Browse files

MIPS: Netlogic: Fix for SATA PHY init 



Update to the SATA PHY initialization. This is needed for SATA detection
to succeed in all configurations.

Signed-off-by: default avatarGanesan Ramalingam <ganesanr@broadcom.com>
Signed-off-by: default avatarJayachandran C <jchandra@broadcom.com>
Cc: linux-mips@linux-mips.org
Patchwork: https://patchwork.linux-mips.org/patch/8886/


Signed-off-by: default avatarRalf Baechle <ralf@linux-mips.org>
parent b083518c

arch/mips/netlogic/xlp/ahci-init-xlp2.c

+13 −0
Original line number Diff line number Diff line
@@ -203,6 +203,7 @@ static u8 read_phy_reg(u64 regbase, u32 addr, u32 physel) 
static void config_sata_phy(u64 regbase)

{

	u32 port, i, reg;

	u8 val;



	for (port = 0; port < 2; port++) {

		for (i = 0, reg = RXCDRCALFOSC0; reg <= CALDUTY; reg++, i++)
@@ -210,6 +211,18 @@ static void config_sata_phy(u64 regbase) 


		for (i = 0, reg = RXDPIF; reg <= PPMDRIFTMAX_HI; reg++, i++)

			write_phy_reg(regbase, reg, port, sata_phy_config2[i]);



		/* Fix for PHY link up failures at lower temperatures */

		write_phy_reg(regbase, 0x800F, port, 0x1f);



		val = read_phy_reg(regbase, 0x0029, port);

		write_phy_reg(regbase, 0x0029, port, val | (0x7 << 1));



		val = read_phy_reg(regbase, 0x0056, port);

		write_phy_reg(regbase, 0x0056, port, val & ~(1 << 3));



		val = read_phy_reg(regbase, 0x0018, port);

		write_phy_reg(regbase, 0x0018, port, val & ~(0x7 << 0));

	}

}