Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 84464842 authored by Rajkumar Manoharan's avatar Rajkumar Manoharan Committed by John W. Linville
Browse files

ath9k_hw: Enable hw PLL power save for AR9565 



This reduced the power consumption to half in full and network sleep.

Signed-off-by: default avatarRajkumar Manoharan <rmanohar@qca.qualcomm.com>
Signed-off-by: default avatarJohn W. Linville <linville@tuxdriver.com>
parent 16802602

drivers/net/wireless/ath/ath9k/ar9003_hw.c

+2 −2
Original line number Diff line number Diff line
@@ -328,9 +328,9 @@ static void ar9003_hw_init_mode_regs(struct ath_hw *ah) 
			       ar9565_1p0_Modes_lowest_ob_db_tx_gain_table);



		INIT_INI_ARRAY(&ah->iniPcieSerdes,

			       ar9565_1p0_pciephy_pll_on_clkreq_disable_L1);

			       ar9565_1p0_pciephy_clkreq_disable_L1);

		INIT_INI_ARRAY(&ah->iniPcieSerdesLowPower,

			       ar9565_1p0_pciephy_pll_on_clkreq_disable_L1);

			       ar9565_1p0_pciephy_clkreq_disable_L1);



		INIT_INI_ARRAY(&ah->iniModesFastClock,

				ar9565_1p0_modes_fast_clock);

drivers/net/wireless/ath/ath9k/ar9565_1p0_initvals.h

+2 −2
Original line number Diff line number Diff line
@@ -768,9 +768,9 @@ static const u32 ar9565_1p0_Modes_lowest_ob_db_tx_gain_table[][5] = { 
	{0x00016054, 0x00000000, 0x00000000, 0x00000000, 0x00000000},

};



static const u32 ar9565_1p0_pciephy_pll_on_clkreq_disable_L1[][2] = {

static const u32 ar9565_1p0_pciephy_clkreq_disable_L1[][2] = {

	/* Addr      allmodes  */

	{0x00018c00, 0x18212ede},

	{0x00018c00, 0x18213ede},

	{0x00018c04, 0x000801d8},

	{0x00018c08, 0x0003780c},

};