Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 7729d74e authored by David S. Miller's avatar David S. Miller
Browse files

[SPARC]: Add reboot_command[] extern decl to asm/system.h



Kill off some sparse warnings.

Signed-off-by: default avatarDavid S. Miller <davem@davemloft.net>
parent c8edc89d
Loading
Loading
Loading
Loading
+0 −2
Original line number Diff line number Diff line
@@ -139,8 +139,6 @@ void cpu_idle(void)

#endif

extern char reboot_command [];

/* XXX cli/sti -> local_irq_xxx here, check this works once SMP is fixed. */
void machine_halt(void)
{
+0 −2
Original line number Diff line number Diff line
@@ -114,8 +114,6 @@ void cpu_idle(void)
	}
}

extern char reboot_command [];

void machine_halt(void)
{
	sstate_halt();
+2 −0
Original line number Diff line number Diff line
@@ -44,6 +44,8 @@ extern enum sparc_cpu sparc_cpu_model;

#define SUN4M_NCPUS            4              /* Architectural limit of sun4m. */

extern char reboot_command[];

extern struct thread_info *current_set[NR_CPUS];

extern unsigned long empty_bad_page;
+2 −0
Original line number Diff line number Diff line
@@ -30,6 +30,8 @@ enum sparc_cpu {
#define ARCH_SUN4C_SUN4 0
#define ARCH_SUN4 0

extern char reboot_command[];

/* These are here in an effort to more fully work around Spitfire Errata
 * #51.  Essentially, if a memory barrier occurs soon after a mispredicted
 * branch, the chip can stop executing instructions until a trap occurs.