Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 732d7be1 authored by Thomas Gleixner's avatar Thomas Gleixner Committed by Ingo Molnar
Browse files

x86: use cpuinfo to check for interrupt pending message msr 



Simplify code: no need to do a cpuid(1) again. The cpuinfo structure
has all necessary information already.

Signed-off-by: default avatarThomas Gleixner <tglx@linutronix.de>
Signed-off-by: default avatarIngo Molnar <mingo@elte.hu>
parent aa83f3f2

arch/x86/kernel/cpu/amd.c

+15 −26
Original line number Diff line number Diff line
@@ -25,25 +25,19 @@ extern void vide(void); 
__asm__(".align 4\nvide: ret");



#ifdef CONFIG_X86_LOCAL_APIC

#define CPUID_PROCESSOR_SIGNATURE       1

#define CPUID_XFAM              0x0ff00000

#define CPUID_XFAM_K8           0x00000000

#define CPUID_XFAM_10H          0x00100000

#define CPUID_XFAM_11H          0x00200000

#define CPUID_XMOD              0x000f0000

#define CPUID_XMOD_REV_F        0x00040000



/* AMD systems with C1E don't have a working lAPIC timer. Check for that. */

static __cpuinit int amd_apic_timer_broken(void)

static __cpuinit int amd_apic_timer_broken(struct cpuinfo_x86 *c)

{

	u32 lo, hi;

	u32 eax = cpuid_eax(CPUID_PROCESSOR_SIGNATURE);

	switch (eax & CPUID_XFAM) {

	case CPUID_XFAM_K8:

		if ((eax & CPUID_XMOD) < CPUID_XMOD_REV_F)

			break;

	case CPUID_XFAM_10H:

	case CPUID_XFAM_11H:



	if (c->x86 < 0x0F)

		return 0;



	/* Family 0x0f models < rev F do not have this MSR */

	if (c->x86 == 0x0f && c->x86_model < 0x40)

		return 0;



	rdmsr(MSR_K8_INT_PENDING_MSG, lo, hi);

	if (lo & K8_INTP_C1E_ACTIVE_MASK) {

		if (smp_processor_id() != boot_cpu_physical_apicid)
@@ -51,11 +45,6 @@ static __cpuinit int amd_apic_timer_broken(void) 
			       "Force timer broadcast.\n");

		return 1;

	}

		break;

	default:

		/* err on the side of caution */

		return 1;

	}

	return 0;

}

#endif
@@ -297,7 +286,7 @@ static void __cpuinit init_amd(struct cpuinfo_x86 *c) 
	}



#ifdef CONFIG_X86_LOCAL_APIC

	if (amd_apic_timer_broken())

	if (amd_apic_timer_broken(c))

		local_apic_timer_disabled = 1;

#endif

arch/x86/kernel/cpu/amd_64.c

+15 −23
Original line number Diff line number Diff line
@@ -110,31 +110,23 @@ static void __cpuinit early_init_amd_mc(struct cpuinfo_x86 *c) 
#endif

}



#define CPUID_PROCESSOR_SIGNATURE	1

#define CPUID_XFAM		0x0ff00000

#define CPUID_XFAM_K8		0x00000000

#define CPUID_XFAM_10H		0x00100000

#define CPUID_XFAM_11H		0x00200000

#define CPUID_XMOD		0x000f0000

#define CPUID_XMOD_REV_F	0x00040000



/* AMD systems with C1E don't have a working lAPIC timer. Check for that. */

static __cpuinit int amd_apic_timer_broken(void)

static __cpuinit int amd_apic_timer_broken(struct cpuinfo_x86 *c)

{

	u32 lo, hi, eax = cpuid_eax(CPUID_PROCESSOR_SIGNATURE);

	u32 lo, hi;



	if (c->x86 < 0x0F)

		return 0;



	/* Family 0x0f models < rev F do not have this MSR */

	if (c->x86 == 0x0f && c->x86_model < 0x40)

		return 0;



	switch (eax & CPUID_XFAM) {

	case CPUID_XFAM_K8:

		if ((eax & CPUID_XMOD) < CPUID_XMOD_REV_F)

			break;

	case CPUID_XFAM_10H:

	case CPUID_XFAM_11H:

	rdmsr(MSR_K8_INT_PENDING_MSG, lo, hi);

		if (lo & K8_INTP_C1E_ACTIVE_MASK)

			return 1;

		break;

	default:

		/* err on the side of caution */

	if (lo & K8_INTP_C1E_ACTIVE_MASK) {

		if (smp_processor_id() != boot_cpu_physical_apicid)

			printk(KERN_INFO "AMD C1E detected late. "

			       "Force timer broadcast.\n");

		return 1;

	}

	return 0;
@@ -220,7 +212,7 @@ void __cpuinit init_amd(struct cpuinfo_x86 *c) 
	if (c->x86 == 0x10)

		amd_enable_pci_ext_cfg(c);



	if (amd_apic_timer_broken())

	if (amd_apic_timer_broken(c))

		disable_apic_timer = 1;



	if (c == &boot_cpu_data && c->x86 >= 0xf && c->x86 <= 0x11) {