Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 70672224 authored by Greg Ungerer's avatar Greg Ungerer Committed by Russell King
Browse files

[ARM] 4427/1: base Atmel at91x40 architecture defines 



Base at91x40 architecture support defines. These parts are somewhat
simpler than the ARM9 Atmel based parts.

Signed-off-by: default avatarGreg Ungerer <gerg@uclinux.org>
Acked-by: default avatarAndrew Victor <andrew@sanpeople.com>
Signed-off-by: default avatarRussell King <rmk+kernel@arm.linux.org.uk>
parent b54942f8

include/asm-arm/arch-at91/at91x40.h

0 → 100644
+55 −0
Original line number Diff line number Diff line 
/*

 * include/asm-arm/arch-at91/at91x40.h

 *

 * (C) Copyright 2007, Greg Ungerer <gerg@snapgear.com>

 *

 * This program is free software; you can redistribute it and/or modify

 * it under the terms of the GNU General Public License as published by

 * the Free Software Foundation; either version 2 of the License, or

 * (at your option) any later version.

 */



#ifndef AT91X40_H

#define AT91X40_H



/*

 *	IRQ list.

 */

#define AT91_ID_FIQ		0	/* FIQ */

#define AT91_ID_SYS		1	/* System Peripheral */

#define AT91X40_ID_USART0	2	/* USART port 0 */

#define AT91X40_ID_USART1	3	/* USART port 1 */

#define AT91X40_ID_TC0		4	/* Timer/Counter 0 */

#define AT91X40_ID_TC1		5	/* Timer/Counter 1*/

#define AT91X40_ID_TC2		6	/* Timer/Counter 2*/

#define AT91X40_ID_WD		7	/* Watchdog? */

#define AT91X40_ID_PIOA		8	/* Parallel IO Controller A */



#define AT91X40_ID_IRQ0		16	/* External IRQ 0 */

#define AT91X40_ID_IRQ1		17	/* External IRQ 1 */

#define AT91X40_ID_IRQ2		18	/* External IRQ 2 */



/*

 * System Peripherals (offset from AT91_BASE_SYS)

 */

#define AT91_BASE_SYS	0xffc00000



#define AT91_EBI	(0xffe00000 - AT91_BASE_SYS)	/* External Bus Interface */

#define AT91_SF		(0xfff00000 - AT91_BASE_SYS)	/* Special Function */

#define AT91_USART1	(0xfffcc000 - AT91_BASE_SYS)	/* USART 1 */

#define AT91_USART0	(0xfffd0000 - AT91_BASE_SYS)	/* USART 0 */

#define AT91_TC		(0xfffe0000 - AT91_BASE_SYS)	/* Timer Counter */

#define AT91_PIOA	(0xffff0000 - AT91_BASE_SYS)	/* PIO Controller A */

#define AT91_PS		(0xffff4000 - AT91_BASE_SYS)	/* Power Save */

#define AT91_WD		(0xffff8000 - AT91_BASE_SYS)	/* Watchdog Timer */

#define AT91_AIC	(0xfffff000 - AT91_BASE_SYS)	/* Advanced Interrupt Controller */



/*

 * The AT91x40 series doesn't have a debug unit like the other AT91 parts.

 * But it does have a chip identify register and extension ID, so define at

 * least these here.

 */

#define AT91_DBGU_CIDR	(AT91_SF + 0)	/* CIDR in PS segment */

#define AT91_DBGU_EXID	(AT91_SF + 4)	/* EXID in PS segment */



#endif /* AT91X40_H */

include/asm-arm/arch-at91/cpu.h

+5 −0
Original line number Diff line number Diff line
@@ -28,6 +28,11 @@ 


#define ARCH_ID_AT91SAM9RL64	0x019b03a0



#define ARCH_ID_AT91M40800	0x14080044

#define ARCH_ID_AT91R40807	0x44080746

#define ARCH_ID_AT91M40807	0x14080745

#define ARCH_ID_AT91R40008	0x44000840



static inline unsigned long at91_cpu_identify(void)

{

	return (at91_sys_read(AT91_DBGU_CIDR) & ~AT91_CIDR_VERSION);

include/asm-arm/arch-at91/timex.h

+5 −0
Original line number Diff line number Diff line
@@ -42,6 +42,11 @@ 
#define AT91SAM9_MASTER_CLOCK	100000000

#define CLOCK_TICK_RATE		(AT91SAM9_MASTER_CLOCK/16)



#elif defined(CONFIG_ARCH_AT91X40)



#define AT91X40_MASTER_CLOCK	40000000

#define CLOCK_TICK_RATE		(AT91X40_MASTER_CLOCK)



#endif



#endif