Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 62c1660d authored by Andrew Victor's avatar Andrew Victor Committed by Russell King
Browse files

[ARM] 3948/1: AT91: Initial support for AT91SAM9261 and AT91SAM9260 



This patch adds the initial support for the newer Atmel AT91SAM9261 and
AT91SAM9260 processors.  The code is based on, and makes use of, the
existing AT91RM9200 support.

Signed-off-by: default avatarAndrew Victor <andrew@sanpeople.com>
Signed-off-by: default avatarRussell King <rmk+kernel@arm.linux.org.uk>
parent 79da7a61

arch/arm/mach-at91rm9200/Makefile

+3 −3
Original line number Diff line number Diff line
@@ -11,10 +11,10 @@ obj-$(CONFIG_PM) += pm.o 


# CPU-specific support

obj-$(CONFIG_ARCH_AT91RM9200)	+= at91rm9200.o at91rm9200_time.o at91rm9200_devices.c

obj-$(CONFIG_ARCH_AT91SAM9260)	+=

obj-$(CONFIG_ARCH_AT91SAM9261)	+=

obj-$(CONFIG_ARCH_AT91SAM9260)	+= at91sam9260.o

obj-$(CONFIG_ARCH_AT91SAM9261)	+= at91sam9261.o



# AT91RM9200 Board-specific support

# AT91RM9200 board-specific support

obj-$(CONFIG_MACH_ONEARM)	+= board-1arm.o

obj-$(CONFIG_ARCH_AT91RM9200DK)	+= board-dk.o

obj-$(CONFIG_MACH_AT91RM9200EK)	+= board-ek.o

arch/arm/mach-at91rm9200/at91sam9260.c

0 → 100644
+294 −0
Original line number Diff line number Diff line 
/*

 * arch/arm/mach-at91rm9200/at91sam9260.c

 *

 *  Copyright (C) 2006 SAN People

 *

 * This program is free software; you can redistribute it and/or modify

 * it under the terms of the GNU General Public License as published by

 * the Free Software Foundation; either version 2 of the License, or

 * (at your option) any later version.

 *

 */



#include <linux/module.h>



#include <asm/mach/arch.h>

#include <asm/mach/map.h>

#include <asm/arch/at91sam9260.h>

#include <asm/arch/at91_pmc.h>



#include "generic.h"

#include "clock.h"



static struct map_desc at91sam9260_io_desc[] __initdata = {

	{

		.virtual	= AT91_VA_BASE_SYS,

		.pfn		= __phys_to_pfn(AT91_BASE_SYS),

		.length		= SZ_16K,

		.type		= MT_DEVICE,

	}, {

		.virtual	= AT91_IO_VIRT_BASE - AT91SAM9260_SRAM0_SIZE,

		.pfn		= __phys_to_pfn(AT91SAM9260_SRAM0_BASE),

		.length		= AT91SAM9260_SRAM0_SIZE,

		.type		= MT_DEVICE,

	}, {

		.virtual	= AT91_IO_VIRT_BASE - AT91SAM9260_SRAM0_SIZE - AT91SAM9260_SRAM1_SIZE,

		.pfn		= __phys_to_pfn(AT91SAM9260_SRAM1_BASE),

		.length		= AT91SAM9260_SRAM1_SIZE,

		.type		= MT_DEVICE,

	},

};



/* --------------------------------------------------------------------

 *  Clocks

 * -------------------------------------------------------------------- */



/*

 * The peripheral clocks.

 */

static struct clk pioA_clk = {

	.name		= "pioA_clk",

	.pmc_mask	= 1 << AT91SAM9260_ID_PIOA,

	.type		= CLK_TYPE_PERIPHERAL,

};

static struct clk pioB_clk = {

	.name		= "pioB_clk",

	.pmc_mask	= 1 << AT91SAM9260_ID_PIOB,

	.type		= CLK_TYPE_PERIPHERAL,

};

static struct clk pioC_clk = {

	.name		= "pioC_clk",

	.pmc_mask	= 1 << AT91SAM9260_ID_PIOC,

	.type		= CLK_TYPE_PERIPHERAL,

};

static struct clk adc_clk = {

	.name		= "adc_clk",

	.pmc_mask	= 1 << AT91SAM9260_ID_ADC,

	.type		= CLK_TYPE_PERIPHERAL,

};

static struct clk usart0_clk = {

	.name		= "usart0_clk",

	.pmc_mask	= 1 << AT91SAM9260_ID_US0,

	.type		= CLK_TYPE_PERIPHERAL,

};

static struct clk usart1_clk = {

	.name		= "usart1_clk",

	.pmc_mask	= 1 << AT91SAM9260_ID_US1,

	.type		= CLK_TYPE_PERIPHERAL,

};

static struct clk usart2_clk = {

	.name		= "usart2_clk",

	.pmc_mask	= 1 << AT91SAM9260_ID_US2,

	.type		= CLK_TYPE_PERIPHERAL,

};

static struct clk mmc_clk = {

	.name		= "mci_clk",

	.pmc_mask	= 1 << AT91SAM9260_ID_MCI,

	.type		= CLK_TYPE_PERIPHERAL,

};

static struct clk udc_clk = {

	.name		= "udc_clk",

	.pmc_mask	= 1 << AT91SAM9260_ID_UDP,

	.type		= CLK_TYPE_PERIPHERAL,

};

static struct clk twi_clk = {

	.name		= "twi_clk",

	.pmc_mask	= 1 << AT91SAM9260_ID_TWI,

	.type		= CLK_TYPE_PERIPHERAL,

};

static struct clk spi0_clk = {

	.name		= "spi0_clk",

	.pmc_mask	= 1 << AT91SAM9260_ID_SPI0,

	.type		= CLK_TYPE_PERIPHERAL,

};

static struct clk spi1_clk = {

	.name		= "spi1_clk",

	.pmc_mask	= 1 << AT91SAM9260_ID_SPI1,

	.type		= CLK_TYPE_PERIPHERAL,

};

static struct clk ohci_clk = {

	.name		= "ohci_clk",

	.pmc_mask	= 1 << AT91SAM9260_ID_UHP,

	.type		= CLK_TYPE_PERIPHERAL,

};

static struct clk ether_clk = {

	.name		= "ether_clk",

	.pmc_mask	= 1 << AT91SAM9260_ID_EMAC,

	.type		= CLK_TYPE_PERIPHERAL,

};

static struct clk isi_clk = {

	.name		= "isi_clk",

	.pmc_mask	= 1 << AT91SAM9260_ID_ISI,

	.type		= CLK_TYPE_PERIPHERAL,

};

static struct clk usart3_clk = {

	.name		= "usart3_clk",

	.pmc_mask	= 1 << AT91SAM9260_ID_US3,

	.type		= CLK_TYPE_PERIPHERAL,

};

static struct clk usart4_clk = {

	.name		= "usart4_clk",

	.pmc_mask	= 1 << AT91SAM9260_ID_US4,

	.type		= CLK_TYPE_PERIPHERAL,

};

static struct clk usart5_clk = {

	.name		= "usart5_clk",

	.pmc_mask	= 1 << AT91SAM9260_ID_US5,

	.type		= CLK_TYPE_PERIPHERAL,

};



static struct clk *periph_clocks[] __initdata = {

	&pioA_clk,

	&pioB_clk,

	&pioC_clk,

	&adc_clk,

	&usart0_clk,

	&usart1_clk,

	&usart2_clk,

	&mmc_clk,

	&udc_clk,

	&twi_clk,

	&spi0_clk,

	&spi1_clk,

	// ssc

	// tc0 .. tc2

	&ohci_clk,

	&ether_clk,

	&isi_clk,

	&usart3_clk,

	&usart4_clk,

	&usart5_clk,

	// tc3 .. tc5

	// irq0 .. irq2

};



/*

 * The two programmable clocks.

 * You must configure pin multiplexing to bring these signals out.

 */

static struct clk pck0 = {

	.name		= "pck0",

	.pmc_mask	= AT91_PMC_PCK0,

	.type		= CLK_TYPE_PROGRAMMABLE,

	.id		= 0,

};

static struct clk pck1 = {

	.name		= "pck1",

	.pmc_mask	= AT91_PMC_PCK1,

	.type		= CLK_TYPE_PROGRAMMABLE,

	.id		= 1,

};



static void __init at91sam9260_register_clocks(void)

{

	int i;



	for (i = 0; i < ARRAY_SIZE(periph_clocks); i++)

		clk_register(periph_clocks[i]);



	clk_register(&pck0);

	clk_register(&pck1);

}



/* --------------------------------------------------------------------

 *  GPIO

 * -------------------------------------------------------------------- */



static struct at91_gpio_bank at91sam9260_gpio[] = {

	{

		.id		= AT91SAM9260_ID_PIOA,

		.offset		= AT91_PIOA,

		.clock		= &pioA_clk,

	}, {

		.id		= AT91SAM9260_ID_PIOB,

		.offset		= AT91_PIOB,

		.clock		= &pioB_clk,

	}, {

		.id		= AT91SAM9260_ID_PIOC,

		.offset		= AT91_PIOC,

		.clock		= &pioC_clk,

	}

};



static void at91sam9260_reset(void)

{

#warning "Implement CPU reset"

}





/* --------------------------------------------------------------------

 *  AT91SAM9260 processor initialization

 * -------------------------------------------------------------------- */



void __init at91sam9260_initialize(unsigned long main_clock)

{

	/* Map peripherals */

	iotable_init(at91sam9260_io_desc, ARRAY_SIZE(at91sam9260_io_desc));



	at91_arch_reset = at91sam9260_reset;

	at91_extern_irq = (1 << AT91SAM9260_ID_IRQ0) | (1 << AT91SAM9260_ID_IRQ1)

			| (1 << AT91SAM9260_ID_IRQ2);



	/* Init clock subsystem */

	at91_clock_init(main_clock);



	/* Register the processor-specific clocks */

	at91sam9260_register_clocks();



	/* Register GPIO subsystem */

	at91_gpio_init(at91sam9260_gpio, 3);

}



/* --------------------------------------------------------------------

 *  Interrupt initialization

 * -------------------------------------------------------------------- */



/*

 * The default interrupt priority levels (0 = lowest, 7 = highest).

 */

static unsigned int at91sam9260_default_irq_priority[NR_AIC_IRQS] __initdata = {

	7,	/* Advanced Interrupt Controller */

	7,	/* System Peripherals */

	0,	/* Parallel IO Controller A */

	0,	/* Parallel IO Controller B */

	0,	/* Parallel IO Controller C */

	0,	/* Analog-to-Digital Converter */

	6,	/* USART 0 */

	6,	/* USART 1 */

	6,	/* USART 2 */

	0,	/* Multimedia Card Interface */

	4,	/* USB Device Port */

	0,	/* Two-Wire Interface */

	6,	/* Serial Peripheral Interface 0 */

	6,	/* Serial Peripheral Interface 1 */

	5,	/* Serial Synchronous Controller */

	0,

	0,

	0,	/* Timer Counter 0 */

	0,	/* Timer Counter 1 */

	0,	/* Timer Counter 2 */

	3,	/* USB Host port */

	3,	/* Ethernet */

	0,	/* Image Sensor Interface */

	6,	/* USART 3 */

	6,	/* USART 4 */

	6,	/* USART 5 */

	0,	/* Timer Counter 3 */

	0,	/* Timer Counter 4 */

	0,	/* Timer Counter 5 */

	0,	/* Advanced Interrupt Controller */

	0,	/* Advanced Interrupt Controller */

	0,	/* Advanced Interrupt Controller */

};



void __init at91sam9260_init_interrupts(unsigned int priority[NR_AIC_IRQS])

{

	if (!priority)

		priority = at91sam9260_default_irq_priority;



	/* Initialize the AIC interrupt controller */

	at91_aic_init(priority);



	/* Enable GPIO interrupts */

	at91_gpio_irq_setup();

}

arch/arm/mach-at91rm9200/at91sam9261.c

0 → 100644
+289 −0
Original line number Diff line number Diff line 
/*

 * arch/arm/mach-at91rm9200/at91sam9261.c

 *

 *  Copyright (C) 2005 SAN People

 *

 * This program is free software; you can redistribute it and/or modify

 * it under the terms of the GNU General Public License as published by

 * the Free Software Foundation; either version 2 of the License, or

 * (at your option) any later version.

 *

 */



#include <linux/module.h>



#include <asm/mach/arch.h>

#include <asm/mach/map.h>

#include <asm/arch/at91sam9261.h>

#include <asm/arch/at91_pmc.h>



#include "generic.h"

#include "clock.h"



static struct map_desc at91sam9261_io_desc[] __initdata = {

	{

		.virtual	= AT91_VA_BASE_SYS,

		.pfn		= __phys_to_pfn(AT91_BASE_SYS),

		.length		= SZ_16K,

		.type		= MT_DEVICE,

	}, {

		.virtual	= AT91_IO_VIRT_BASE - AT91SAM9261_SRAM_SIZE,

		.pfn		= __phys_to_pfn(AT91SAM9261_SRAM_BASE),

		.length		= AT91SAM9261_SRAM_SIZE,

		.type		= MT_DEVICE,

	},

};



/* --------------------------------------------------------------------

 *  Clocks

 * -------------------------------------------------------------------- */



/*

 * The peripheral clocks.

 */

static struct clk pioA_clk = {

	.name		= "pioA_clk",

	.pmc_mask	= 1 << AT91SAM9261_ID_PIOA,

	.type		= CLK_TYPE_PERIPHERAL,

};

static struct clk pioB_clk = {

	.name		= "pioB_clk",

	.pmc_mask	= 1 << AT91SAM9261_ID_PIOB,

	.type		= CLK_TYPE_PERIPHERAL,

};

static struct clk pioC_clk = {

	.name		= "pioC_clk",

	.pmc_mask	= 1 << AT91SAM9261_ID_PIOC,

	.type		= CLK_TYPE_PERIPHERAL,

};

static struct clk usart0_clk = {

	.name		= "usart0_clk",

	.pmc_mask	= 1 << AT91SAM9261_ID_US0,

	.type		= CLK_TYPE_PERIPHERAL,

};

static struct clk usart1_clk = {

	.name		= "usart1_clk",

	.pmc_mask	= 1 << AT91SAM9261_ID_US1,

	.type		= CLK_TYPE_PERIPHERAL,

};

static struct clk usart2_clk = {

	.name		= "usart2_clk",

	.pmc_mask	= 1 << AT91SAM9261_ID_US2,

	.type		= CLK_TYPE_PERIPHERAL,

};

static struct clk mmc_clk = {

	.name		= "mci_clk",

	.pmc_mask	= 1 << AT91SAM9261_ID_MCI,

	.type		= CLK_TYPE_PERIPHERAL,

};

static struct clk udc_clk = {

	.name		= "udc_clk",

	.pmc_mask	= 1 << AT91SAM9261_ID_UDP,

	.type		= CLK_TYPE_PERIPHERAL,

};

static struct clk twi_clk = {

	.name		= "twi_clk",

	.pmc_mask	= 1 << AT91SAM9261_ID_TWI,

	.type		= CLK_TYPE_PERIPHERAL,

};

static struct clk spi0_clk = {

	.name		= "spi0_clk",

	.pmc_mask	= 1 << AT91SAM9261_ID_SPI0,

	.type		= CLK_TYPE_PERIPHERAL,

};

static struct clk spi1_clk = {

	.name		= "spi1_clk",

	.pmc_mask	= 1 << AT91SAM9261_ID_SPI1,

	.type		= CLK_TYPE_PERIPHERAL,

};

static struct clk ohci_clk = {

	.name		= "ohci_clk",

	.pmc_mask	= 1 << AT91SAM9261_ID_UHP,

	.type		= CLK_TYPE_PERIPHERAL,

};

static struct clk lcdc_clk = {

	.name		= "lcdc_clk",

	.pmc_mask	= 1 << AT91SAM9261_ID_LCDC,

	.type		= CLK_TYPE_PERIPHERAL,

};



static struct clk *periph_clocks[] __initdata = {

	&pioA_clk,

	&pioB_clk,

	&pioC_clk,

	&usart0_clk,

	&usart1_clk,

	&usart2_clk,

	&mmc_clk,

	&udc_clk,

	&twi_clk,

	&spi0_clk,

	&spi1_clk,

	// ssc 0 .. ssc2

	// tc0 .. tc2

	&ohci_clk,

	&lcdc_clk,

	// irq0 .. irq2

};



/*

 * The four programmable clocks.

 * You must configure pin multiplexing to bring these signals out.

 */

static struct clk pck0 = {

	.name		= "pck0",

	.pmc_mask	= AT91_PMC_PCK0,

	.type		= CLK_TYPE_PROGRAMMABLE,

	.id		= 0,

};

static struct clk pck1 = {

	.name		= "pck1",

	.pmc_mask	= AT91_PMC_PCK1,

	.type		= CLK_TYPE_PROGRAMMABLE,

	.id		= 1,

};

static struct clk pck2 = {

	.name		= "pck2",

	.pmc_mask	= AT91_PMC_PCK2,

	.type		= CLK_TYPE_PROGRAMMABLE,

	.id		= 2,

};

static struct clk pck3 = {

	.name		= "pck3",

	.pmc_mask	= AT91_PMC_PCK3,

	.type		= CLK_TYPE_PROGRAMMABLE,

	.id		= 3,

};



/* HClocks */

static struct clk hck0 = {

	.name		= "hck0",

	.pmc_mask	= AT91_PMC_HCK0,

	.type		= CLK_TYPE_SYSTEM,

	.id		= 0,

};

static struct clk hck1 = {

	.name		= "hck1",

	.pmc_mask	= AT91_PMC_HCK1,

	.type		= CLK_TYPE_SYSTEM,

	.id		= 1,

};



static void __init at91sam9261_register_clocks(void)

{

	int i;



	for (i = 0; i < ARRAY_SIZE(periph_clocks); i++)

		clk_register(periph_clocks[i]);



	clk_register(&pck0);

	clk_register(&pck1);

	clk_register(&pck2);

	clk_register(&pck3);



	clk_register(&hck0);

	clk_register(&hck1);

}



/* --------------------------------------------------------------------

 *  GPIO

 * -------------------------------------------------------------------- */



static struct at91_gpio_bank at91sam9261_gpio[] = {

	{

		.id		= AT91SAM9261_ID_PIOA,

		.offset		= AT91_PIOA,

		.clock		= &pioA_clk,

	}, {

		.id		= AT91SAM9261_ID_PIOB,

		.offset		= AT91_PIOB,

		.clock		= &pioB_clk,

	}, {

		.id		= AT91SAM9261_ID_PIOC,

		.offset		= AT91_PIOC,

		.clock		= &pioC_clk,

	}

};



static void at91sam9261_reset(void)

{

#warning "Implement CPU reset"

}





/* --------------------------------------------------------------------

 *  AT91SAM9261 processor initialization

 * -------------------------------------------------------------------- */



void __init at91sam9261_initialize(unsigned long main_clock)

{

	/* Map peripherals */

	iotable_init(at91sam9261_io_desc, ARRAY_SIZE(at91sam9261_io_desc));



	at91_arch_reset = at91sam9261_reset;

	at91_extern_irq = (1 << AT91SAM9261_ID_IRQ0) | (1 << AT91SAM9261_ID_IRQ1)

			| (1 << AT91SAM9261_ID_IRQ2);



	/* Init clock subsystem */

	at91_clock_init(main_clock);



	/* Register the processor-specific clocks */

	at91sam9261_register_clocks();



	/* Register GPIO subsystem */

	at91_gpio_init(at91sam9261_gpio, 3);

}



/* --------------------------------------------------------------------

 *  Interrupt initialization

 * -------------------------------------------------------------------- */



/*

 * The default interrupt priority levels (0 = lowest, 7 = highest).

 */

static unsigned int at91sam9261_default_irq_priority[NR_AIC_IRQS] __initdata = {

	7,	/* Advanced Interrupt Controller */

	7,	/* System Peripherals */

	0,	/* Parallel IO Controller A */

	0,	/* Parallel IO Controller B */

	0,	/* Parallel IO Controller C */

	0,

	6,	/* USART 0 */

	6,	/* USART 1 */

	6,	/* USART 2 */

	0,	/* Multimedia Card Interface */

	4,	/* USB Device Port */

	0,	/* Two-Wire Interface */

	6,	/* Serial Peripheral Interface 0 */

	6,	/* Serial Peripheral Interface 1 */

	5,	/* Serial Synchronous Controller 0 */

	5,	/* Serial Synchronous Controller 1 */

	5,	/* Serial Synchronous Controller 2 */

	0,	/* Timer Counter 0 */

	0,	/* Timer Counter 1 */

	0,	/* Timer Counter 2 */

	3,	/* USB Host port */

	3,	/* LCD Controller */

	0,

	0,

	0,

	0,

	0,

	0,

	0,

	0,	/* Advanced Interrupt Controller */

	0,	/* Advanced Interrupt Controller */

	0,	/* Advanced Interrupt Controller */

};



void __init at91sam9261_init_interrupts(unsigned int priority[NR_AIC_IRQS])

{

	if (!priority)

		priority = at91sam9261_default_irq_priority;



	/* Initialize the AIC interrupt controller */

	at91_aic_init(priority);



	/* Enable GPIO interrupts */

	at91_gpio_irq_setup();

}

arch/arm/mach-at91rm9200/generic.h

+5 −0
Original line number Diff line number Diff line
@@ -10,14 +10,19 @@ 


 /* Processors */

extern void __init at91rm9200_initialize(unsigned long main_clock, unsigned short banks);

extern void __init at91sam9260_initialize(unsigned long main_clock);

extern void __init at91sam9261_initialize(unsigned long main_clock);



 /* Interrupts */

extern void __init at91rm9200_init_interrupts(unsigned int priority[]);

extern void __init at91sam9260_init_interrupts(unsigned int priority[]);

extern void __init at91sam9261_init_interrupts(unsigned int priority[]);

extern void __init at91_aic_init(unsigned int priority[]);



 /* Timer */

struct sys_timer;

extern struct sys_timer at91rm9200_timer;

extern struct sys_timer at91sam926x_timer;



 /* Clocks */

extern int __init at91_clock_init(unsigned long main_clock);

include/asm-arm/arch-at91rm9200/at91sam9260.h

0 → 100644
+125 −0
Original line number Diff line number Diff line 
/*

 * include/asm-arm/arch-at91rm9200/at91sam9260.h

 *

 * (C) 2006 Andrew Victor

 *

 * Common definitions.

 * Based on AT91SAM9260 datasheet revision A (Preliminary).

 *

 * This program is free software; you can redistribute it and/or modify

 * it under the terms of the GNU General Public License as published by

 * the Free Software Foundation; either version 2 of the License, or

 * (at your option) any later version.

 */



#ifndef AT91SAM9260_H

#define AT91SAM9260_H



/*

 * Peripheral identifiers/interrupts.

 */

#define AT91_ID_FIQ		0	/* Advanced Interrupt Controller (FIQ) */

#define AT91_ID_SYS		1	/* System Peripherals */

#define AT91SAM9260_ID_PIOA	2	/* Parallel IO Controller A */

#define AT91SAM9260_ID_PIOB	3	/* Parallel IO Controller B */

#define AT91SAM9260_ID_PIOC	4	/* Parallel IO Controller C */

#define AT91SAM9260_ID_ADC	5	/* Analog-to-Digital Converter */

#define AT91SAM9260_ID_US0	6	/* USART 0 */

#define AT91SAM9260_ID_US1	7	/* USART 1 */

#define AT91SAM9260_ID_US2	8	/* USART 2 */

#define AT91SAM9260_ID_MCI	9	/* Multimedia Card Interface */

#define AT91SAM9260_ID_UDP	10	/* USB Device Port */

#define AT91SAM9260_ID_TWI	11	/* Two-Wire Interface */

#define AT91SAM9260_ID_SPI0	12	/* Serial Peripheral Interface 0 */

#define AT91SAM9260_ID_SPI1	13	/* Serial Peripheral Interface 1 */

#define AT91SAM9260_ID_SSC	14	/* Serial Synchronous Controller */

#define AT91SAM9260_ID_TC0	17	/* Timer Counter 0 */

#define AT91SAM9260_ID_TC1	18	/* Timer Counter 1 */

#define AT91SAM9260_ID_TC2	19	/* Timer Counter 2 */

#define AT91SAM9260_ID_UHP	20	/* USB Host port */

#define AT91SAM9260_ID_EMAC	21	/* Ethernet */

#define AT91SAM9260_ID_ISI	22	/* Image Sensor Interface */

#define AT91SAM9260_ID_US3	23	/* USART 3 */

#define AT91SAM9260_ID_US4	24	/* USART 4 */

#define AT91SAM9260_ID_US5	25	/* USART 5 */

#define AT91SAM9260_ID_TC3	26	/* Timer Counter 3 */

#define AT91SAM9260_ID_TC4	27	/* Timer Counter 4 */

#define AT91SAM9260_ID_TC5	28	/* Timer Counter 5 */

#define AT91SAM9260_ID_IRQ0	29	/* Advanced Interrupt Controller (IRQ0) */

#define AT91SAM9260_ID_IRQ1	30	/* Advanced Interrupt Controller (IRQ1) */

#define AT91SAM9260_ID_IRQ2	31	/* Advanced Interrupt Controller (IRQ2) */





/*

 * User Peripheral physical base addresses.

 */

#define AT91SAM9260_BASE_TCB0		0xfffa0000

#define AT91SAM9260_BASE_TC0		0xfffa0000

#define AT91SAM9260_BASE_TC1		0xfffa0040

#define AT91SAM9260_BASE_TC2		0xfffa0080

#define AT91SAM9260_BASE_UDP		0xfffa4000

#define AT91SAM9260_BASE_MCI		0xfffa8000

#define AT91SAM9260_BASE_TWI		0xfffac000

#define AT91SAM9260_BASE_US0		0xfffb0000

#define AT91SAM9260_BASE_US1		0xfffb4000

#define AT91SAM9260_BASE_US2		0xfffb8000

#define AT91SAM9260_BASE_SSC		0xfffbc000

#define AT91SAM9260_BASE_ISI		0xfffc0000

#define AT91SAM9260_BASE_EMAC		0xfffc4000

#define AT91SAM9260_BASE_SPI0		0xfffc8000

#define AT91SAM9260_BASE_SPI1		0xfffcc000

#define AT91SAM9260_BASE_US3		0xfffd0000

#define AT91SAM9260_BASE_US4		0xfffd4000

#define AT91SAM9260_BASE_US5		0xfffd8000

#define AT91SAM9260_BASE_TCB1		0xfffdc000

#define AT91SAM9260_BASE_TC3		0xfffdc000

#define AT91SAM9260_BASE_TC4		0xfffdc040

#define AT91SAM9260_BASE_TC5		0xfffdc080

#define AT91SAM9260_BASE_ADC		0xfffe0000

#define AT91_BASE_SYS			0xffffe800



/*

 * System Peripherals (offset from AT91_BASE_SYS)

 */

#define AT91_ECC	(0xffffe800 - AT91_BASE_SYS)

#define AT91_SDRAMC	(0xffffea00 - AT91_BASE_SYS)

#define AT91_SMC	(0xffffec00 - AT91_BASE_SYS)

#define AT91_MATRIX	(0xffffee00 - AT91_BASE_SYS)

#define AT91_CCFG	(0xffffef10 - AT91_BASE_SYS)

#define AT91_AIC	(0xfffff000 - AT91_BASE_SYS)

#define AT91_DBGU	(0xfffff200 - AT91_BASE_SYS)

#define AT91_PIOA	(0xfffff400 - AT91_BASE_SYS)

#define AT91_PIOB	(0xfffff600 - AT91_BASE_SYS)

#define AT91_PIOC	(0xfffff800 - AT91_BASE_SYS)

#define AT91_PMC	(0xfffffc00 - AT91_BASE_SYS)

#define AT91_RSTC	(0xfffffd00 - AT91_BASE_SYS)

#define AT91_SHDWC	(0xfffffd10 - AT91_BASE_SYS)

#define AT91_RTT	(0xfffffd20 - AT91_BASE_SYS)

#define AT91_PIT	(0xfffffd30 - AT91_BASE_SYS)

#define AT91_WDT	(0xfffffd40 - AT91_BASE_SYS)

#define AT91_GPBR	(0xfffffd50 - AT91_BASE_SYS)





/*

 * Internal Memory.

 */

#define AT91SAM9260_ROM_BASE	0x00100000	/* Internal ROM base address */

#define AT91SAM9260_ROM_SIZE	SZ_32K		/* Internal ROM size (32Kb) */



#define AT91SAM9260_SRAM0_BASE	0x00200000	/* Internal SRAM 0 base address */

#define AT91SAM9260_SRAM0_SIZE	SZ_4K		/* Internal SRAM 0 size (4Kb) */

#define AT91SAM9260_SRAM1_BASE	0x00300000	/* Internal SRAM 1 base address */

#define AT91SAM9260_SRAM1_SIZE	SZ_4K		/* Internal SRAM 1 size (4Kb) */



#define AT91SAM9260_UHP_BASE	0x00500000	/* USB Host controller */



#if 0

/*

 * PIO pin definitions (peripheral A/B multiplexing).

 */



// TODO: Add



#endif



#endif