Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 5ce33b60 authored by Daniel Golle's avatar Daniel Golle Committed by Kalle Valo
Browse files

rt2x00: fix TX_PWR_CFG_4 register definition



Some of the macros used to describe the TX_PWR_CFG_4 register accidentally
refer to TX_PWR_CFG_3, probably a copy&paste error. Fix that.

Signed-off-by: default avatarDaniel Golle <daniel@makrotopia.org>
Acked-by: default avatarStanislaw Gruszka <sgruszka@redhat.com>
Signed-off-by: default avatarKalle Valo <kvalo@codeaurora.org>
parent 889cdff7
Loading
Loading
Loading
Loading
+4 −4
Original line number Diff line number Diff line
@@ -1171,10 +1171,10 @@
#define TX_PWR_CFG_4_UKNOWN7		FIELD32(0x00000f00)
#define TX_PWR_CFG_4_UKNOWN8		FIELD32(0x0000f000)
/* bits for 3T devices */
#define TX_PWR_CFG_3_STBC4_CH0		FIELD32(0x0000000f)
#define TX_PWR_CFG_3_STBC4_CH1		FIELD32(0x000000f0)
#define TX_PWR_CFG_3_STBC6_CH0		FIELD32(0x00000f00)
#define TX_PWR_CFG_3_STBC6_CH1		FIELD32(0x0000f000)
#define TX_PWR_CFG_4_STBC4_CH0		FIELD32(0x0000000f)
#define TX_PWR_CFG_4_STBC4_CH1		FIELD32(0x000000f0)
#define TX_PWR_CFG_4_STBC6_CH0		FIELD32(0x00000f00)
#define TX_PWR_CFG_4_STBC6_CH1		FIELD32(0x0000f000)

/*
 * TX_PIN_CFG: