Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 5c71ad17 authored by Tony Luck's avatar Tony Luck Committed by Borislav Petkov
Browse files

EDAC, pnd2_edac: Add new EDAC driver for Intel SoC platforms 



Initial target for this driver is the Intel Apollo Lake platform and
Denverton micro-server, they use the same internal memory controller IP
called Pondicherry2.

Memory controller registers are not in PCI config space like earlier
Intel memory controllers. For Apollo Lake platform they are accessed via
a "side-band" interface, for Denverton micro-server they are access via
PCI config space and memory map I/O. This driver is for Apollo Lake and
Denverton, but only the Denverton is fully enabled while we wait for the
sideband driver.

Apollo lake driver and initial cut at Denverton driver by Tony Luck.
Extensive cleanup, refactoring and basic verification by Qiuxu Zhuo.

Signed-off-by: default avatarTony Luck <tony.luck@intel.com>
Signed-off-by: default avatarQiuxu Zhuo <qiuxu.zhuo@intel.com>
Cc: linux-edac <linux-edac@vger.kernel.org>
Link: http://lkml.kernel.org/r/20170308174539.14432-1-qiuxu.zhuo@intel.com


Signed-off-by: default avatarBorislav Petkov <bp@suse.de>
parent e61555c2

MAINTAINERS

+6 −0
Original line number Diff line number Diff line
@@ -4776,6 +4776,12 @@ L: linux-edac@vger.kernel.org 
S:	Maintained

F:	drivers/edac/mpc85xx_edac.[ch]



EDAC-PND2

M:	Tony Luck <tony.luck@intel.com>

L:	linux-edac@vger.kernel.org

S:	Maintained

F:	drivers/edac/pnd2_edac.[ch]



EDAC-PASEMI

M:	Egor Martovetsky <egor@pasemi.com>

L:	linux-edac@vger.kernel.org

drivers/edac/Kconfig

+9 −0
Original line number Diff line number Diff line
@@ -259,6 +259,15 @@ config EDAC_SKX 
	  Support for error detection and correction the Intel

	  Skylake server Integrated Memory Controllers.



config EDAC_PND2

	tristate "Intel Pondicherry2"

	depends on EDAC_MM_EDAC && PCI && X86_64 && X86_MCE_INTEL

	help

	  Support for error detection and correction on the Intel

	  Pondicherry2 Integrated Memory Controller. This SoC IP is

	  first used on the Apollo Lake platform and Denverton

	  micro-server but may appear on others in the future.



config EDAC_MPC85XX

	tristate "Freescale MPC83xx / MPC85xx"

	depends on EDAC_MM_EDAC && FSL_SOC

drivers/edac/Makefile

+1 −0
Original line number Diff line number Diff line
@@ -32,6 +32,7 @@ obj-$(CONFIG_EDAC_I7300) += i7300_edac.o 
obj-$(CONFIG_EDAC_I7CORE)		+= i7core_edac.o

obj-$(CONFIG_EDAC_SBRIDGE)		+= sb_edac.o

obj-$(CONFIG_EDAC_SKX)			+= skx_edac.o

obj-$(CONFIG_EDAC_PND2)			+= pnd2_edac.o

obj-$(CONFIG_EDAC_E7XXX)		+= e7xxx_edac.o

obj-$(CONFIG_EDAC_E752X)		+= e752x_edac.o

obj-$(CONFIG_EDAC_I82443BXGX)		+= i82443bxgx_edac.o