Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 5aa8b6c1 authored by Simon Arlott's avatar Simon Arlott Committed by Adrian Bunk
Browse files

spelling fixes: arch/m32r/ 



Spelling fixes in arch/m32r/.

Signed-off-by: default avatarSimon Arlott <simon@fire.lp0.eu>
Signed-off-by: default avatarAdrian Bunk <bunk@kernel.org>
parent 27b46d76

arch/m32r/kernel/irq.c

+1 −1
Original line number Diff line number Diff line
@@ -71,7 +71,7 @@ int show_interrupts(struct seq_file *p, void *v) 
}



/*

 * do_IRQ handles all normal device IRQ's (the special

 * do_IRQ handles all normal device IRQs (the special

 * SMP cross-CPU interrupts have their own specific

 * handlers).

 */

arch/m32r/kernel/signal.c

+1 −1
Original line number Diff line number Diff line
@@ -358,7 +358,7 @@ int do_signal(struct pt_regs *regs, sigset_t *oldset) 


	signr = get_signal_to_deliver(&info, &ka, regs, NULL);

	if (signr > 0) {

		/* Reenable any watchpoints before delivering the

		/* Re-enable any watchpoints before delivering the

		 * signal to user space. The processor register will

		 * have been cleared if the watchpoint triggered

		 * inside the kernel.

arch/m32r/kernel/smp.c

+9 −9
Original line number Diff line number Diff line
@@ -202,7 +202,7 @@ void smp_flush_cache_all_interrupt(void) 
}



/*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*/

/* TLB flush request Routins                                                 */

/* TLB flush request Routines                                                */

/*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*/



/*==========================================================================*
@@ -378,7 +378,7 @@ void smp_flush_tlb_page(struct vm_area_struct *vma, unsigned long va) 
 * Name:         flush_tlb_others

 *

 * Description:  This routine requests other CPU to execute flush TLB.

 *               1.Setup parmeters.

 *               1.Setup parameters.

 *               2.Send 'INVALIDATE_TLB_IPI' to other CPU.

 *                 Request other CPU to execute 'smp_invalidate_interrupt()'.

 *               3.Wait for other CPUs operation finished.
@@ -502,7 +502,7 @@ void smp_invalidate_interrupt(void) 
}



/*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*/

/* Stop CPU request Routins                                                 */

/* Stop CPU request Routines                                                 */

/*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*/



/*==========================================================================*
@@ -566,7 +566,7 @@ static void stop_this_cpu(void *dummy) 
}



/*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*/

/* Call function Routins                                                     */

/* Call function Routines                                                    */

/*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*/



/*==========================================================================*
@@ -690,7 +690,7 @@ void smp_call_function_interrupt(void) 
}



/*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*/

/* Timer Routins                                                             */

/* Timer Routines                                                            */

/*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*/



/*==========================================================================*
@@ -802,7 +802,7 @@ void smp_local_timer_interrupt(void) 
}



/*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*/

/* Send IPI Routins                                                          */

/* Send IPI Routines                                                         */

/*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*/



/*==========================================================================*
@@ -814,7 +814,7 @@ void smp_local_timer_interrupt(void) 
 *

 * Arguments:    ipi_num - Number of IPI

 *               try -  0 : Send IPI certainly.

 *                     !0 : The following IPI is not sended when Target CPU

 *                     !0 : The following IPI is not sent when Target CPU

 *                          has not received the before IPI.

 *

 * Returns:      void (cannot fail)
@@ -844,7 +844,7 @@ void send_IPI_allbutself(int ipi_num, int try) 
 * Arguments:    cpu_mask - Bitmap of target CPUs logical ID

 *               ipi_num - Number of IPI

 *               try -  0 : Send IPI certainly.

 *                     !0 : The following IPI is not sended when Target CPU

 *                     !0 : The following IPI is not sent when Target CPU

 *                          has not received the before IPI.

 *

 * Returns:      void (cannot fail)
@@ -885,7 +885,7 @@ static void send_IPI_mask(cpumask_t cpumask, int ipi_num, int try) 
 * Arguments:    cpu_mask - Bitmap of target CPUs physical ID

 *               ipi_num - Number of IPI

 *               try -  0 : Send IPI certainly.

 *                     !0 : The following IPI is not sended when Target CPU

 *                     !0 : The following IPI is not sent when Target CPU

 *                          has not received the before IPI.

 *

 * Returns:      IPICRi regster value.

arch/m32r/kernel/smpboot.c

+3 −3
Original line number Diff line number Diff line
@@ -133,7 +133,7 @@ static void map_cpu_to_physid(int, int); 
static void unmap_cpu_to_physid(int, int);



/*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*/

/* Boot up APs Routins : BSP                                                 */

/* Boot up APs Routines : BSP                                                */

/*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*/

void __devinit smp_prepare_boot_cpu(void)

{
@@ -404,7 +404,7 @@ void __init smp_cpus_done(unsigned int max_cpus) 
}



/*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*/

/* Activate a secondary processor Routins                                    */

/* Activate a secondary processor Routines                                   */

/*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*/



/*==========================================================================*
@@ -509,7 +509,7 @@ static void __init smp_online(void) 
}



/*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*/

/* Boot up CPUs common Routins                                               */

/* Boot up CPUs common Routines                                              */

/*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*=*/

static void __init show_mp_info(int nr_cpu)

{

arch/m32r/kernel/sys_m32r.c

+1 −1
Original line number Diff line number Diff line
@@ -214,7 +214,7 @@ asmlinkage int sys_uname(struct old_utsname __user * name) 


asmlinkage int sys_cacheflush(void *addr, int bytes, int cache)

{

	/* This should flush more selectivly ...  */

	/* This should flush more selectively ...  */

	_flush_cache_all();

	return 0;

}