Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 53cafb93 authored by Alexandre Courbot's avatar Alexandre Courbot Committed by Thierry Reding
Browse files

dt-bindings: Add documentation for GM20B GPU 



GM20B's definition is mostly similar to GK20A's, but requires an
additional clock.

Signed-off-by: default avatarAlexandre Courbot <acourbot@nvidia.com>
Acked-by: default avatarRob Herring <robh@kernel.org>
Signed-off-by: default avatarThierry Reding <treding@nvidia.com>
parent 375d2447

Documentation/devicetree/bindings/gpu/nvidia,gk20a.txt

+26 −3
Original line number Diff line number Diff line 
NVIDIA GK20A Graphics Processing Unit

NVIDIA Tegra Graphics Processing Units



Required properties:

- compatible: "nvidia,<gpu>"

  Currently recognized values:

  - nvidia,gk20a

  - nvidia,gm20b

- reg: Physical base address and length of the controller's registers.

  Must contain two entries:

  - first entry for bar0
@@ -19,6 +20,9 @@ Required properties: 
- clock-names: Must include the following entries:

  - gpu

  - pwr

If the compatible string is "nvidia,gm20b", then the following clock

is also required:

  - ref

- resets: Must contain an entry for each entry in reset-names.

  See ../reset/reset.txt for details.

- reset-names: Must include the following entries:
@@ -27,9 +31,9 @@ Required properties: 
Optional properties:

- iommus: A reference to the IOMMU. See ../iommu/iommu.txt for details.



Example:

Example for GK20A:



	gpu@0,57000000 {

	gpu@57000000 {

		compatible = "nvidia,gk20a";

		reg = <0x0 0x57000000 0x0 0x01000000>,

		      <0x0 0x58000000 0x0 0x01000000>;
@@ -45,3 +49,22 @@ Example: 
		iommus = <&mc TEGRA_SWGROUP_GPU>;

		status = "disabled";

	};



Example for GM20B:



	gpu@57000000 {

		compatible = "nvidia,gm20b";

		reg = <0x0 0x57000000 0x0 0x01000000>,

		      <0x0 0x58000000 0x0 0x01000000>;

		interrupts = <GIC_SPI 157 IRQ_TYPE_LEVEL_HIGH>,

			     <GIC_SPI 158 IRQ_TYPE_LEVEL_HIGH>;

		interrupt-names = "stall", "nonstall";

		clocks = <&tegra_car TEGRA210_CLK_GPU>,

			 <&tegra_car TEGRA210_CLK_PLL_P_OUT5>,

			 <&tegra_car TEGRA210_CLK_PLL_G_REF>;

		clock-names = "gpu", "pwr", "ref";

		resets = <&tegra_car 184>;

		reset-names = "gpu";

		iommus = <&mc TEGRA_SWGROUP_GPU>;

		status = "disabled";

	};