Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 53019a9e authored by Baoquan He's avatar Baoquan He Committed by Joerg Roedel
Browse files

iommu/amd: Do sanity check for address translation and irq remap of old dev table entry 



Firstly split the dev table entry copy into address translation part
and irq remapping part. Because these two parts could be enabled
independently.

Secondly do sanity check for address translation and irq remap of old
dev table entry separately.

Signed-off-by: default avatarBaoquan He <bhe@redhat.com>
Signed-off-by: default avatarJoerg Roedel <jroedel@suse.de>
parent 3ac3e5ee

drivers/iommu/amd_iommu.c

+0 −5
Original line number Diff line number Diff line
@@ -3776,11 +3776,6 @@ EXPORT_SYMBOL(amd_iommu_device_info); 


static struct irq_chip amd_ir_chip;



#define DTE_IRQ_PHYS_ADDR_MASK	(((1ULL << 45)-1) << 6)

#define DTE_IRQ_REMAP_INTCTL    (2ULL << 60)

#define DTE_IRQ_TABLE_LEN       (8ULL << 1)

#define DTE_IRQ_REMAP_ENABLE    1ULL



static void set_dte_irq_entry(u16 devid, struct irq_remap_table *table)

{

	u64 dte;

drivers/iommu/amd_iommu_init.c

+20 −3
Original line number Diff line number Diff line
@@ -852,12 +852,12 @@ static int get_dev_entry_bit(u16 devid, u8 bit) 


static bool copy_device_table(void)

{

	u64 int_ctl, int_tab_len, entry, last_entry = 0;

	struct dev_table_entry *old_devtb = NULL;

	u32 lo, hi, devid, old_devtb_size;

	phys_addr_t old_devtb_phys;

	u64 entry, last_entry = 0;

	struct amd_iommu *iommu;

	u16 dom_id, dte_v;

	u16 dom_id, dte_v, irq_v;

	gfp_t gfp_flag;



	if (!amd_iommu_pre_enabled)
@@ -901,9 +901,26 @@ static bool copy_device_table(void) 
		old_dev_tbl_cpy[devid] = old_devtb[devid];

		dom_id = old_devtb[devid].data[1] & DEV_DOMID_MASK;

		dte_v = old_devtb[devid].data[0] & DTE_FLAG_V;

		if (dte_v && dom_id)



		if (dte_v && dom_id) {

			old_dev_tbl_cpy[devid].data[0] = old_devtb[devid].data[0];

			old_dev_tbl_cpy[devid].data[1] = old_devtb[devid].data[1];

			__set_bit(dom_id, amd_iommu_pd_alloc_bitmap);

		}



		irq_v = old_devtb[devid].data[2] & DTE_IRQ_REMAP_ENABLE;

		int_ctl = old_devtb[devid].data[2] & DTE_IRQ_REMAP_INTCTL_MASK;

		int_tab_len = old_devtb[devid].data[2] & DTE_IRQ_TABLE_LEN_MASK;

		if (irq_v && (int_ctl || int_tab_len)) {

			if ((int_ctl != DTE_IRQ_REMAP_INTCTL) ||

			    (int_tab_len != DTE_IRQ_TABLE_LEN)) {

				pr_err("Wrong old irq remapping flag: %#x\n", devid);

				return false;

			}



		        old_dev_tbl_cpy[devid].data[2] = old_devtb[devid].data[2];

		}

	}

	memunmap(old_devtb);



	return true;

drivers/iommu/amd_iommu_types.h

+8 −0
Original line number Diff line number Diff line
@@ -250,6 +250,14 @@ 


#define GA_GUEST_NR		0x1



/* Bit value definition for dte irq remapping fields*/

#define DTE_IRQ_PHYS_ADDR_MASK	(((1ULL << 45)-1) << 6)

#define DTE_IRQ_REMAP_INTCTL_MASK	(0x3ULL << 60)

#define DTE_IRQ_TABLE_LEN_MASK	(0xfULL << 1)

#define DTE_IRQ_REMAP_INTCTL    (2ULL << 60)

#define DTE_IRQ_TABLE_LEN       (8ULL << 1)

#define DTE_IRQ_REMAP_ENABLE    1ULL



#define PAGE_MODE_NONE    0x00

#define PAGE_MODE_1_LEVEL 0x01

#define PAGE_MODE_2_LEVEL 0x02