Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Skip to content
Commit 51279ef9 authored by Sergej Sawazki's avatar Sergej Sawazki Committed by Stephen Boyd
Browse files

clk: si5351: Add DT property to enable PLL reset



Add optional output clock DT property to enable PLL reset when a clock
output is enabled.

Cc: Sebastian Hesselbarth <sebastian.hesselbarth@gmail.com>
Cc: Rabeeh Khoury <rabeeh@solid-run.com>
Cc: Russell King <linux@armlinux.org.uk>
Signed-off-by: default avatarSergej Sawazki <sergej@taudac.com>
Signed-off-by: default avatarStephen Boyd <sboyd@codeaurora.org>
parent 758231d5
Loading
Loading
Loading
Loading
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Please register or to comment