Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 50eb3cf2 authored by Ville Syrjälä's avatar Ville Syrjälä Committed by Daniel Vetter
Browse files

drm/i915: WaDisableRCCUnitClockGating isn't applicaple to VLV 



WaDisableRCCUnitClockGating is only relevant for SNB.

Signed-off-by: default avatarVille Syrjälä <ville.syrjala@linux.intel.com>
Reviewed-by: default avatarRodrigo Vivi <rodrigo.vivi@gmail.com>
Signed-off-by: default avatarDaniel Vetter <daniel.vetter@ffwll.ch>
parent 28acf3b2

drivers/gpu/drm/i915/intel_pm.c

+1 −5
Original line number Diff line number Diff line
@@ -4960,9 +4960,6 @@ static void valleyview_init_clock_gating(struct drm_device *dev) 
	 * Sanctuary and Tropics, and apparently anything else with

	 * alpha test or pixel discard.

	 *

	 * According to the spec, bit 11 (RCCUNIT) must also be set,

	 * but we didn't debug actual testcases to find it out.

	 *

	 * According to the spec, bit 13 (RCZUNIT) must be set on IVB.

	 * This implements the WaDisableRCZUnitClockGating:vlv workaround.

	 *
@@ -4973,8 +4970,7 @@ static void valleyview_init_clock_gating(struct drm_device *dev) 
		   GEN7_VDSUNIT_CLOCK_GATE_DISABLE |

		   GEN7_TDLUNIT_CLOCK_GATE_DISABLE |

		   GEN6_RCZUNIT_CLOCK_GATE_DISABLE |

		   GEN6_RCPBUNIT_CLOCK_GATE_DISABLE |

		   GEN6_RCCUNIT_CLOCK_GATE_DISABLE);

		   GEN6_RCPBUNIT_CLOCK_GATE_DISABLE);



	/* WaDisableL3Bank2xClockGate:vlv */

	I915_WRITE(GEN7_UCGCTL4, GEN7_L3BANK2X_CLOCK_GATE_DISABLE);