Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 4e7f31c0 authored by Varsha Rao's avatar Varsha Rao Committed by Greg Kroah-Hartman
Browse files

staging: sm750fb: Remove unnecessary blank lines.



Removed multiple blank lines, which are not required. This patch fixes
the following check patch issues:

CHECK: Please don't use multiple blank lines

Signed-off-by: default avatarVarsha Rao <rvarsha016@gmail.com>
Signed-off-by: default avatarGreg Kroah-Hartman <gregkh@linuxfoundation.org>
parent 47c565ea
Loading
Loading
Loading
Loading
+0 −5
Original line number Diff line number Diff line
@@ -12,7 +12,6 @@
#define PNL_2_PRI	((0 << PNL_2_OFFSET) | PNL_2_USAGE)
#define PNL_2_SEC	((2 << PNL_2_OFFSET) | PNL_2_USAGE)


/*
 * primary timing & plane enable bit
 *	1: 80000[8] & 80000[2] on
@@ -24,7 +23,6 @@
#define PRI_TP_ON ((0x1 << PRI_TP_OFFSET) | PRI_TP_USAGE)
#define PRI_TP_OFF ((0x0 << PRI_TP_OFFSET) | PRI_TP_USAGE)


/*
 * panel sequency status
 *	80000[27:24]
@@ -66,7 +64,6 @@
#define CRT_2_PRI ((0x0 << CRT_2_OFFSET) | CRT_2_USAGE)
#define CRT_2_SEC ((0x2 << CRT_2_OFFSET) | CRT_2_USAGE)


/*
 * DAC affect both DVI and DSUB
 *	4[20]
@@ -87,8 +84,6 @@
#define DPMS_OFF ((3 << DPMS_OFFSET) | DPMS_USAGE)
#define DPMS_ON ((0 << DPMS_OFFSET) | DPMS_USAGE)



/*
 * LCD1 means panel path TFT1  & panel path DVI (so enable DAC)
 * CRT means crt path DSUB
+0 −4
Original line number Diff line number Diff line
@@ -5,7 +5,6 @@
#include "ddk750_dvi.h"
#include "ddk750_sii164.h"


/*
 * This global variable contains all the supported driver and its corresponding
 * function API. Please set the function pointer to NULL whenever the function
@@ -30,7 +29,6 @@ static dvi_ctrl_device_t g_dcftSupportedDviController[] = {
#endif
};


int dviInit(
	unsigned char edgeSelect,
	unsigned char busSelect,
@@ -56,5 +54,3 @@ int dviInit(
}

#endif

+0 −5
Original line number Diff line number Diff line
@@ -71,8 +71,6 @@ static unsigned long displayControlAdjust_SM750LE(mode_parameter_t *pModeParam,
	return dispControl;
}



/* only timing related registers will be  programed */
static int programModeRegisters(mode_parameter_t *pModeParam,
						struct pll_value *pll)
@@ -112,7 +110,6 @@ static int programModeRegisters(mode_parameter_t *pModeParam,
			((pModeParam->vertical_sync_start - 1) &
				CRT_VERTICAL_SYNC_START_MASK));


		tmp = DISPLAY_CTRL_TIMING | DISPLAY_CTRL_PLANE;
		if (pModeParam->vertical_sync_polarity)
			tmp |= DISPLAY_CTRL_VSYNC_PHASE;
@@ -219,5 +216,3 @@ int ddk750_setModeTiming(mode_parameter_t *parm, clock_type_t clock)
	programModeRegisters(parm, &pll);
	return 0;
}

+0 −2
Original line number Diff line number Diff line
@@ -9,7 +9,6 @@ typedef enum _spolarity_t {
}
spolarity_t;


typedef struct _mode_parameter_t {
	/* Horizontal timing. */
	unsigned long horizontal_total;
@@ -37,5 +36,4 @@ mode_parameter_t;

int ddk750_setModeTiming(mode_parameter_t *, clock_type_t);


#endif
+0 −5
Original line number Diff line number Diff line
@@ -24,7 +24,6 @@ static unsigned int get_power_mode(void)
	return peek32(POWER_MODE_CTRL) & POWER_MODE_CTRL_MODE_MASK;
}


/*
 * SM50x can operate in one of three modes: 0, 1 or Sleep.
 * On hardware reset, power mode 0 is default.
@@ -80,8 +79,6 @@ void sm750_set_current_gate(unsigned int gate)
		poke32(MODE0_GATE, gate);
}



/*
 * This function enable/disable the 2D engine.
 */
@@ -145,5 +142,3 @@ void sm750_enable_i2c(unsigned int enable)

	sm750_set_current_gate(gate);
}

Loading