Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 41097f25 authored by Sylwester Nawrocki's avatar Sylwester Nawrocki
Browse files

clk: samsung: Fix mau_epll clock definition for exynos5422 



Parent clock of the MAU_EPLL gate clock on exynos5422 is
"mout_user_mau_epll", not "mout_mau_epll_clk". This change
only affects exynos5422/5800.

Signed-off-by: default avatarSylwester Nawrocki <s.nawrocki@samsung.com>
parent 5771a8c0

drivers/clk/samsung/clk-exynos5420.c

+9 −3
Original line number Diff line number Diff line
@@ -590,6 +590,8 @@ static const struct samsung_gate_clock exynos5800_gate_clks[] __initconst = { 
				GATE_BUS_TOP, 24, 0, 0),

	GATE(CLK_ACLK432_SCALER, "aclk432_scaler", "mout_user_aclk432_scaler",

				GATE_BUS_TOP, 27, CLK_IS_CRITICAL, 0),

	GATE(CLK_MAU_EPLL, "mau_epll", "mout_user_mau_epll",

			SRC_MASK_TOP7, 20, 0, 0),

};



static const struct samsung_mux_clock exynos5420_mux_clks[] __initconst = {
@@ -629,6 +631,11 @@ static const struct samsung_div_clock exynos5420_div_clks[] __initconst = { 
			"mout_aclk400_wcore_bpll", DIV_TOP0, 16, 3),

};



static const struct samsung_gate_clock exynos5420_gate_clks[] __initconst = {

	GATE(CLK_MAU_EPLL, "mau_epll", "mout_mau_epll_clk",

			SRC_MASK_TOP7, 20, 0, 0),

};



static const struct samsung_mux_clock exynos5x_mux_clks[] __initconst = {

	MUX(0, "mout_user_pclk66_gpio", mout_user_pclk66_gpio_p,

			SRC_TOP7, 4, 1),
@@ -1001,9 +1008,6 @@ static const struct samsung_gate_clock exynos5x_gate_clks[] __initconst = { 
	GATE(0, "aclk300_disp1", "mout_user_aclk300_disp1",

			SRC_MASK_TOP2, 24, CLK_IS_CRITICAL, 0),



	GATE(CLK_MAU_EPLL, "mau_epll", "mout_mau_epll_clk",

			SRC_MASK_TOP7, 20, 0, 0),



	/* sclk */

	GATE(CLK_SCLK_UART0, "sclk_uart0", "dout_uart0",

		GATE_TOP_SCLK_PERIC, 0, CLK_SET_RATE_PARENT, 0),
@@ -1440,6 +1444,8 @@ static void __init exynos5x_clk_init(struct device_node *np, 
				ARRAY_SIZE(exynos5420_mux_clks));

		samsung_clk_register_div(ctx, exynos5420_div_clks,

				ARRAY_SIZE(exynos5420_div_clks));

		samsung_clk_register_gate(ctx, exynos5420_gate_clks,

				ARRAY_SIZE(exynos5420_gate_clks));

	} else {

		samsung_clk_register_fixed_factor(

				ctx, exynos5800_fixed_factor_clks,