Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 39980c56 authored by Boris Brezillon's avatar Boris Brezillon
Browse files

mtd: nand: pxa3xx: switch to mtd_ooblayout_ops 



Implementing the mtd_ooblayout_ops interface is the new way of exposing
ECC/OOB layout to MTD users.

Signed-off-by: default avatarBoris Brezillon <boris.brezillon@free-electrons.com>
parent e04dbf35

drivers/mtd/nand/pxa3xx_nand.c

+64 −40
Original line number Diff line number Diff line
@@ -323,6 +323,62 @@ static struct pxa3xx_nand_flash builtin_flash_types[] = { 
	{ 0xba20, 16, 16, &timing[3] },

};



static int pxa3xx_ooblayout_ecc(struct mtd_info *mtd, int section,

				struct mtd_oob_region *oobregion)

{

	struct nand_chip *chip = mtd_to_nand(mtd);

	struct pxa3xx_nand_host *host = nand_get_controller_data(chip);

	struct pxa3xx_nand_info *info = host->info_data;

	int nchunks = mtd->writesize / info->chunk_size;



	if (section >= nchunks)

		return -ERANGE;



	oobregion->offset = ((info->ecc_size + info->spare_size) * section) +

			    info->spare_size;

	oobregion->length = info->ecc_size;



	return 0;

}



static int pxa3xx_ooblayout_free(struct mtd_info *mtd, int section,

				 struct mtd_oob_region *oobregion)

{

	struct nand_chip *chip = mtd_to_nand(mtd);

	struct pxa3xx_nand_host *host = nand_get_controller_data(chip);

	struct pxa3xx_nand_info *info = host->info_data;

	int nchunks = mtd->writesize / info->chunk_size;



	if (section >= nchunks)

		return -ERANGE;



	if (!info->spare_size)

		return 0;



	oobregion->offset = section * (info->ecc_size + info->spare_size);

	oobregion->length = info->spare_size;

	if (!section) {

		/*

		 * Bootrom looks in bytes 0 & 5 for bad blocks for the

		 * 4KB page / 4bit BCH combination.

		 */

		if (mtd->writesize == 4096 && info->chunk_size == 2048) {

			oobregion->offset += 6;

			oobregion->length -= 6;

		} else {

			oobregion->offset += 2;

			oobregion->length -= 2;

		}

	}



	return 0;

}



static const struct mtd_ooblayout_ops pxa3xx_ooblayout_ops = {

	.ecc = pxa3xx_ooblayout_ecc,

	.free = pxa3xx_ooblayout_free,

};



static u8 bbt_pattern[] = {'M', 'V', 'B', 'b', 't', '0' };

static u8 bbt_mirror_pattern[] = {'1', 't', 'b', 'B', 'V', 'M' };
@@ -346,41 +402,6 @@ static struct nand_bbt_descr bbt_mirror_descr = { 
	.pattern = bbt_mirror_pattern

};



static struct nand_ecclayout ecc_layout_2KB_bch4bit = {

	.eccbytes = 32,

	.eccpos = {

		32, 33, 34, 35, 36, 37, 38, 39,

		40, 41, 42, 43, 44, 45, 46, 47,

		48, 49, 50, 51, 52, 53, 54, 55,

		56, 57, 58, 59, 60, 61, 62, 63},

	.oobfree = { {2, 30} }

};



static struct nand_ecclayout ecc_layout_4KB_bch4bit = {

	.eccbytes = 64,

	.eccpos = {

		32,  33,  34,  35,  36,  37,  38,  39,

		40,  41,  42,  43,  44,  45,  46,  47,

		48,  49,  50,  51,  52,  53,  54,  55,

		56,  57,  58,  59,  60,  61,  62,  63,

		96,  97,  98,  99,  100, 101, 102, 103,

		104, 105, 106, 107, 108, 109, 110, 111,

		112, 113, 114, 115, 116, 117, 118, 119,

		120, 121, 122, 123, 124, 125, 126, 127},

	/* Bootrom looks in bytes 0 & 5 for bad blocks */

	.oobfree = { {6, 26}, { 64, 32} }

};



static struct nand_ecclayout ecc_layout_4KB_bch8bit = {

	.eccbytes = 128,

	.eccpos = {

		32,  33,  34,  35,  36,  37,  38,  39,

		40,  41,  42,  43,  44,  45,  46,  47,

		48,  49,  50,  51,  52,  53,  54,  55,

		56,  57,  58,  59,  60,  61,  62,  63},

	.oobfree = { }

};



#define NDTR0_tCH(c)	(min((c), 7) << 19)

#define NDTR0_tCS(c)	(min((c), 7) << 16)

#define NDTR0_tWH(c)	(min((c), 7) << 11)
@@ -1545,9 +1566,12 @@ static void pxa3xx_nand_free_buff(struct pxa3xx_nand_info *info) 
}



static int pxa_ecc_init(struct pxa3xx_nand_info *info,

			struct nand_ecc_ctrl *ecc,

			struct mtd_info *mtd,

			int strength, int ecc_stepsize, int page_size)

{

	struct nand_chip *chip = mtd_to_nand(mtd);

	struct nand_ecc_ctrl *ecc = &chip->ecc;



	if (strength == 1 && ecc_stepsize == 512 && page_size == 2048) {

		info->nfullchunks = 1;

		info->ntotalchunks = 1;
@@ -1581,7 +1605,7 @@ static int pxa_ecc_init(struct pxa3xx_nand_info *info, 
		info->ecc_size = 32;

		ecc->mode = NAND_ECC_HW;

		ecc->size = info->chunk_size;

		ecc->layout = &ecc_layout_2KB_bch4bit;

		mtd_set_ooblayout(mtd, &pxa3xx_ooblayout_ops);

		ecc->strength = 16;



	} else if (strength == 4 && ecc_stepsize == 512 && page_size == 4096) {
@@ -1593,7 +1617,7 @@ static int pxa_ecc_init(struct pxa3xx_nand_info *info, 
		info->ecc_size = 32;

		ecc->mode = NAND_ECC_HW;

		ecc->size = info->chunk_size;

		ecc->layout = &ecc_layout_4KB_bch4bit;

		mtd_set_ooblayout(mtd, &pxa3xx_ooblayout_ops);

		ecc->strength = 16;



	/*
@@ -1611,7 +1635,7 @@ static int pxa_ecc_init(struct pxa3xx_nand_info *info, 
		info->ecc_size = 32;

		ecc->mode = NAND_ECC_HW;

		ecc->size = info->chunk_size;

		ecc->layout = &ecc_layout_4KB_bch8bit;

		mtd_set_ooblayout(mtd, &pxa3xx_ooblayout_ops);

		ecc->strength = 16;

	} else {

		dev_err(&info->pdev->dev,
@@ -1706,7 +1730,7 @@ static int pxa3xx_nand_scan(struct mtd_info *mtd) 
		ecc_step = 512;

	}



	ret = pxa_ecc_init(info, &chip->ecc, ecc_strength,

	ret = pxa_ecc_init(info, mtd, ecc_strength,

			   ecc_step, mtd->writesize);

	if (ret)

		return ret;