Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 34411b68 authored by Thanneeru Srinivasulu's avatar Thanneeru Srinivasulu Committed by David S. Miller
Browse files

net: thunderx: Incorporate pass2 silicon CPI index configuration changes 



Add support for ThunderX pass2 CPI and MPI configuration changes.
MPI_ALG is not enabled i.e MCAM parsing is disabled.

Signed-off-by: default avatarThanneeru Srinivasulu <tsrinivasulu@caviumnetworks.com>
Signed-off-by: default avatarSunil Goutham <sgoutham@cavium.com>
Signed-off-by: default avatarDavid Daney <david.daney@cavium.com>
Signed-off-by: default avatarDavid S. Miller <davem@davemloft.net>
parent 88ed2377

drivers/net/ethernet/cavium/thunder/nic_main.c

+23 −6
Original line number Diff line number Diff line
@@ -43,6 +43,7 @@ struct nicpf { 
	u8			duplex[MAX_LMAC];

	u32			speed[MAX_LMAC];

	u16			cpi_base[MAX_NUM_VFS_SUPPORTED];

	u16			rssi_base[MAX_NUM_VFS_SUPPORTED];

	u16			rss_ind_tbl_size;

	bool			mbx_lock[MAX_NUM_VFS_SUPPORTED];
@@ -396,8 +397,18 @@ static void nic_config_cpi(struct nicpf *nic, struct cpi_cfg_msg *cfg) 
			padd = cpi % 8; /* 3 bits CS out of 6bits DSCP */



		/* Leave RSS_SIZE as '0' to disable RSS */

		if (pass1_silicon(nic)) {

			nic_reg_write(nic, NIC_PF_CPI_0_2047_CFG | (cpi << 3),

				      (vnic << 24) | (padd << 16) |

				      (rssi_base + rssi));

		} else {

			/* Set MPI_ALG to '0' to disable MCAM parsing */

			nic_reg_write(nic, NIC_PF_CPI_0_2047_CFG | (cpi << 3),

			      (vnic << 24) | (padd << 16) | (rssi_base + rssi));

				      (padd << 16));

			/* MPI index is same as CPI if MPI_ALG is not enabled */

			nic_reg_write(nic, NIC_PF_MPI_0_2047_CFG | (cpi << 3),

				      (vnic << 24) | (rssi_base + rssi));

		}



		if ((rssi + 1) >= cfg->rq_cnt)

			continue;
@@ -410,6 +421,7 @@ static void nic_config_cpi(struct nicpf *nic, struct cpi_cfg_msg *cfg) 
			rssi = ((cpi - cpi_base) & 0x38) >> 3;

	}

	nic->cpi_base[cfg->vf_id] = cpi_base;

	nic->rssi_base[cfg->vf_id] = rssi_base;

}



/* Responsds to VF with its RSS indirection table size */
@@ -435,10 +447,9 @@ static void nic_config_rss(struct nicpf *nic, struct rss_cfg_msg *cfg) 
{

	u8  qset, idx = 0;

	u64 cpi_cfg, cpi_base, rssi_base, rssi;

	u64 idx_addr;



	cpi_base = nic->cpi_base[cfg->vf_id];

	cpi_cfg = nic_reg_read(nic, NIC_PF_CPI_0_2047_CFG | (cpi_base << 3));

	rssi_base = (cpi_cfg & 0x0FFF) + cfg->tbl_offset;

	rssi_base = nic->rssi_base[cfg->vf_id] + cfg->tbl_offset;



	rssi = rssi_base;

	qset = cfg->vf_id;
@@ -455,9 +466,15 @@ static void nic_config_rss(struct nicpf *nic, struct rss_cfg_msg *cfg) 
		idx++;

	}



	cpi_base = nic->cpi_base[cfg->vf_id];

	if (pass1_silicon(nic))

		idx_addr = NIC_PF_CPI_0_2047_CFG;

	else

		idx_addr = NIC_PF_MPI_0_2047_CFG;

	cpi_cfg = nic_reg_read(nic, idx_addr | (cpi_base << 3));

	cpi_cfg &= ~(0xFULL << 20);

	cpi_cfg |= (cfg->hash_bits << 20);

	nic_reg_write(nic, NIC_PF_CPI_0_2047_CFG | (cpi_base << 3), cpi_cfg);

	nic_reg_write(nic, idx_addr | (cpi_base << 3), cpi_cfg);

}



/* 4 level transmit side scheduler configutation

drivers/net/ethernet/cavium/thunder/nic_reg.h

+4 −0
Original line number Diff line number Diff line
@@ -85,7 +85,11 @@ 
#define   NIC_PF_ECC3_DBE_INT_W1S		(0x2708)

#define   NIC_PF_ECC3_DBE_ENA_W1C		(0x2710)

#define   NIC_PF_ECC3_DBE_ENA_W1S		(0x2718)

#define   NIC_PF_MCAM_0_191_ENA			(0x100000)

#define   NIC_PF_MCAM_0_191_M_0_5_DATA		(0x110000)

#define   NIC_PF_MCAM_CTRL			(0x120000)

#define   NIC_PF_CPI_0_2047_CFG			(0x200000)

#define   NIC_PF_MPI_0_2047_CFG			(0x210000)

#define   NIC_PF_RSSI_0_4097_RQ			(0x220000)

#define   NIC_PF_LMAC_0_7_CFG			(0x240000)

#define   NIC_PF_LMAC_0_7_SW_XOFF		(0x242000)