Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 26450d45 authored by Tomi Valkeinen's avatar Tomi Valkeinen
Browse files

OMAPDSS: DISPC: fix mflag offset



The register offset for DISPC_OVL_MFLAG_THRESHOLD is wrong, fix it.

Signed-off-by: default avatarTomi Valkeinen <tomi.valkeinen@ti.com>
parent 0856eba7
Loading
Loading
Loading
Loading
+1 −2
Original line number Diff line number Diff line
@@ -101,8 +101,7 @@
					DISPC_FIR_COEF_V2_OFFSET(n, i))
#define DISPC_OVL_PRELOAD(n)		(DISPC_OVL_BASE(n) + \
					DISPC_PRELOAD_OFFSET(n))
#define DISPC_OVL_MFLAG_THRESHOLD(n)	(DISPC_OVL_BASE(n) + \
					DISPC_MFLAG_THRESHOLD_OFFSET(n))
#define DISPC_OVL_MFLAG_THRESHOLD(n)	DISPC_MFLAG_THRESHOLD_OFFSET(n)

/* DISPC up/downsampling FIR filter coefficient structure */
struct dispc_coef {