Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 1dc0766c authored by Rodrigo Vivi's avatar Rodrigo Vivi
Browse files

drm/i915/cnl: Cannonlake has same MOCS table than Skylake. 



All registers and default configuration are the same for Skylake
and Cannonlake.

v2: Don't apply Wa for platforms without MOCS. (Paulo)

v3: Removed WaDisableSkipCaching that Joonas noticed that
according to spec it is not applicable to CNL.

Cc: Paulo Zanoni <paulo.r.zanoni@intel.com>
Signed-off-by: default avatarRodrigo Vivi <rodrigo.vivi@intel.com>
Reviewed-by: default avatarJoonas Lahtinen <joonas.lahtinen@linux.intel.com>
Link: http://patchwork.freedesktop.org/patch/msgid/1496781040-20888-8-git-send-email-rodrigo.vivi@intel.com
parent c7ae7e9a

drivers/gpu/drm/i915/intel_mocs.c

+1 −1
Original line number Diff line number Diff line
@@ -178,7 +178,7 @@ static bool get_mocs_settings(struct drm_i915_private *dev_priv, 
{

	bool result = false;



	if (IS_GEN9_BC(dev_priv)) {

	if (IS_GEN9_BC(dev_priv) || IS_CANNONLAKE(dev_priv)) {

		table->size  = ARRAY_SIZE(skylake_mocs_table);

		table->table = skylake_mocs_table;

		result = true;