Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 1a2eceaa authored by Anton Vorontsov's avatar Anton Vorontsov Committed by Kumar Gala
Browse files

powerpc/83xx: Update sdhci nodes per new bindings



As of commit 40461472 ("Update FSL
esdhc binding"), we use "fsl,esdhc" compatible entry as a base
match. U-Boot will use the same compatible to fixup esdhc nodes.

This patch updates 83xx dts files so that they conform to the new
bindings.

Signed-off-by: default avatarAnton Vorontsov <avorontsov@ru.mvista.com>
Signed-off-by: default avatarKumar Gala <galak@kernel.crashing.org>
parent cab888e6
Loading
Loading
Loading
Loading
+1 −1
Original line number Diff line number Diff line
@@ -155,7 +155,7 @@
			};

			sdhci@2e000 {
				compatible = "fsl,mpc8377-esdhc", "fsl,mpc8379-esdhc";
				compatible = "fsl,mpc8377-esdhc", "fsl,esdhc";
				reg = <0x2e000 0x1000>;
				interrupts = <42 0x8>;
				interrupt-parent = <&ipic>;
+1 −1
Original line number Diff line number Diff line
@@ -169,7 +169,7 @@
			};

			sdhci@2e000 {
				compatible = "fsl,mpc8377-esdhc", "fsl,mpc8379-esdhc";
				compatible = "fsl,mpc8377-esdhc", "fsl,esdhc";
				reg = <0x2e000 0x1000>;
				interrupts = <42 0x8>;
				interrupt-parent = <&ipic>;
+1 −1
Original line number Diff line number Diff line
@@ -155,7 +155,7 @@
			};

			sdhci@2e000 {
				compatible = "fsl,mpc8378-esdhc", "fsl,mpc8379-esdhc";
				compatible = "fsl,mpc8378-esdhc", "fsl,esdhc";
				reg = <0x2e000 0x1000>;
				interrupts = <42 0x8>;
				interrupt-parent = <&ipic>;
+1 −1
Original line number Diff line number Diff line
@@ -169,7 +169,7 @@
			};

			sdhci@2e000 {
				compatible = "fsl,mpc8378-esdhc", "fsl,mpc8379-esdhc";
				compatible = "fsl,mpc8378-esdhc", "fsl,esdhc";
				reg = <0x2e000 0x1000>;
				interrupts = <42 0x8>;
				interrupt-parent = <&ipic>;
+1 −1
Original line number Diff line number Diff line
@@ -153,7 +153,7 @@
			};

			sdhci@2e000 {
				compatible = "fsl,mpc8379-esdhc";
				compatible = "fsl,mpc8379-esdhc", "fsl,esdhc";
				reg = <0x2e000 0x1000>;
				interrupts = <42 0x8>;
				interrupt-parent = <&ipic>;
Loading