Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 14053443 authored by Antti Palosaari's avatar Antti Palosaari Committed by Mauro Carvalho Chehab
Browse files

[media] drxk: fix GPIOs 



UIO-2 and UIO-3 were broken.

Signed-off-by: default avatarAntti Palosaari <crope@iki.fi>
Signed-off-by: default avatarMauro Carvalho Chehab <mchehab@redhat.com>
parent b144c98c

drivers/media/dvb/frontends/drxk_hard.c

+2 −2
Original line number Diff line number Diff line
@@ -5835,7 +5835,7 @@ static int WriteGPIO(struct drxk_state *state) 
		}

		if (state->UIO_mask & 0x0002) { /* UIO-2 */

			/* write to io pad configuration register - output mode */

			status = write16(state, SIO_PDR_SMA_TX_CFG__A, state->m_GPIOCfg);

			status = write16(state, SIO_PDR_SMA_RX_CFG__A, state->m_GPIOCfg);

			if (status < 0)

				goto error;
@@ -5854,7 +5854,7 @@ static int WriteGPIO(struct drxk_state *state) 
		}

		if (state->UIO_mask & 0x0004) { /* UIO-3 */

			/* write to io pad configuration register - output mode */

			status = write16(state, SIO_PDR_SMA_TX_CFG__A, state->m_GPIOCfg);

			status = write16(state, SIO_PDR_GPIO_CFG__A, state->m_GPIOCfg);

			if (status < 0)

				goto error;

drivers/media/dvb/frontends/drxk_map.h

+2 −0
Original line number Diff line number Diff line
@@ -432,6 +432,7 @@ 
#define  SIO_PDR_UIO_OUT_LO__A                                             0x7F0016

#define  SIO_PDR_OHW_CFG__A                                                0x7F001F

#define    SIO_PDR_OHW_CFG_FREF_SEL__M                                     0x3

#define  SIO_PDR_GPIO_CFG__A                                               0x7F0021

#define  SIO_PDR_MSTRT_CFG__A                                              0x7F0025

#define  SIO_PDR_MERR_CFG__A                                               0x7F0026

#define  SIO_PDR_MCLK_CFG__A                                               0x7F0028
@@ -446,4 +447,5 @@ 
#define  SIO_PDR_MD5_CFG__A                                                0x7F0030

#define  SIO_PDR_MD6_CFG__A                                                0x7F0031

#define  SIO_PDR_MD7_CFG__A                                                0x7F0032

#define  SIO_PDR_SMA_RX_CFG__A                                             0x7F0037

#define  SIO_PDR_SMA_TX_CFG__A                                             0x7F0038