Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 111a9c14 authored by Ville Syrjälä's avatar Ville Syrjälä Committed by Daniel Vetter
Browse files

drm/i915: Provide DPIO diagrams as docboox tables 



The ascii art version of the DPIO diagram gets mangled by docbook, so
we can't use it there. Insted provide another version built using
<table>.

Signed-off-by: default avatarVille Syrjälä <ville.syrjala@linux.intel.com>
Reviewed-by: default avatarChon Ming Lee <chon.ming.lee@intel.com>
Reviewed-by: default avatarDamien Lespiau <damien.lespiau@intel.com>
Signed-off-by: default avatarDaniel Vetter <daniel.vetter@ffwll.ch>
parent 0e767189

Documentation/DocBook/drm.tmpl

+86 −0
Original line number Original line Diff line number Diff line
@@ -2940,6 +2940,92 @@ int num_ioctls;</synopsis> 
      <sect2>

      <sect2>

        <title>DPIO</title>

        <title>DPIO</title>

!Pdrivers/gpu/drm/i915/i915_reg.h DPIO

!Pdrivers/gpu/drm/i915/i915_reg.h DPIO

	<table id="dpiox2">

	  <title>Dual channel PHY (VLV/CHV)</title>

	  <tgroup cols="8">

	    <colspec colname="c0" />

	    <colspec colname="c1" />

	    <colspec colname="c2" />

	    <colspec colname="c3" />

	    <colspec colname="c4" />

	    <colspec colname="c5" />

	    <colspec colname="c6" />

	    <colspec colname="c7" />

	    <spanspec spanname="ch0" namest="c0" nameend="c3" />

	    <spanspec spanname="ch1" namest="c4" nameend="c7" />

	    <spanspec spanname="ch0pcs01" namest="c0" nameend="c1" />

	    <spanspec spanname="ch0pcs23" namest="c2" nameend="c3" />

	    <spanspec spanname="ch1pcs01" namest="c4" nameend="c5" />

	    <spanspec spanname="ch1pcs23" namest="c6" nameend="c7" />

	    <thead>

	      <row>

		<entry spanname="ch0">CH0</entry>

		<entry spanname="ch1">CH1</entry>

	      </row>

	    </thead>

	    <tbody valign="top" align="center">

	      <row>

		<entry spanname="ch0">CMN/PLL/REF</entry>

		<entry spanname="ch1">CMN/PLL/REF</entry>

	      </row>

	      <row>

		<entry spanname="ch0pcs01">PCS01</entry>

		<entry spanname="ch0pcs23">PCS23</entry>

		<entry spanname="ch1pcs01">PCS01</entry>

		<entry spanname="ch1pcs23">PCS23</entry>

	      </row>

	      <row>

		<entry>TX0</entry>

		<entry>TX1</entry>

		<entry>TX2</entry>

		<entry>TX3</entry>

		<entry>TX0</entry>

		<entry>TX1</entry>

		<entry>TX2</entry>

		<entry>TX3</entry>

	      </row>

	      <row>

		<entry spanname="ch0">DDI0</entry>

		<entry spanname="ch1">DDI1</entry>

	      </row>

	    </tbody>

	  </tgroup>

	</table>

	<table id="dpiox1">

	  <title>Single channel PHY (CHV)</title>

	  <tgroup cols="4">

	    <colspec colname="c0" />

	    <colspec colname="c1" />

	    <colspec colname="c2" />

	    <colspec colname="c3" />

	    <spanspec spanname="ch0" namest="c0" nameend="c3" />

	    <spanspec spanname="ch0pcs01" namest="c0" nameend="c1" />

	    <spanspec spanname="ch0pcs23" namest="c2" nameend="c3" />

	    <thead>

	      <row>

		<entry spanname="ch0">CH0</entry>

	      </row>

	    </thead>

	    <tbody valign="top" align="center">

	      <row>

		<entry spanname="ch0">CMN/PLL/REF</entry>

	      </row>

	      <row>

		<entry spanname="ch0pcs01">PCS01</entry>

		<entry spanname="ch0pcs23">PCS23</entry>

	      </row>

	      <row>

		<entry>TX0</entry>

		<entry>TX1</entry>

		<entry>TX2</entry>

		<entry>TX3</entry>

	      </row>

	      <row>

		<entry spanname="ch0">DDI2</entry>

	      </row>

	    </tbody>

	  </tgroup>

	</table>

      </sect2>

      </sect2>

    </sect1>

    </sect1>