Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 0753b452 authored by Christian König's avatar Christian König Committed by Alex Deucher
Browse files

drm/amdgpu: remove amdgpu_fence_recreate 



It's not used any more.

Signed-off-by: default avatarChristian König <christian.koenig@amd.com>
Reviewed-by: default avatarJammy Zhou <Jammy.Zhou@amd.com>
Reviewed-by: default avatarChunming Zhou <david1.zhou@amd.com>
parent 21c16bf6

drivers/gpu/drm/amd/amdgpu/amdgpu.h

+0 −2
Original line number Diff line number Diff line
@@ -429,8 +429,6 @@ int amdgpu_fence_driver_start_ring(struct amdgpu_ring *ring, 
				   unsigned irq_type);

int amdgpu_fence_emit(struct amdgpu_ring *ring, void *owner,

		      struct amdgpu_fence **fence);

int amdgpu_fence_recreate(struct amdgpu_ring *ring, void *owner,

			  uint64_t seq, struct amdgpu_fence **fence);

void amdgpu_fence_process(struct amdgpu_ring *ring);

int amdgpu_fence_wait_next(struct amdgpu_ring *ring);

int amdgpu_fence_wait_empty(struct amdgpu_ring *ring);

drivers/gpu/drm/amd/amdgpu/amdgpu_fence.c

+0 −32
Original line number Diff line number Diff line
@@ -135,38 +135,6 @@ int amdgpu_fence_emit(struct amdgpu_ring *ring, void *owner, 
	return 0;

}



/**

 * amdgpu_fence_recreate - recreate a fence from an user fence

 *

 * @ring: ring the fence is associated with

 * @owner: creator of the fence

 * @seq: user fence sequence number

 * @fence: resulting amdgpu fence object

 *

 * Recreates a fence command from the user fence sequence number (all asics).

 * Returns 0 on success, -ENOMEM on failure.

 */

int amdgpu_fence_recreate(struct amdgpu_ring *ring, void *owner,

			  uint64_t seq, struct amdgpu_fence **fence)

{

	struct amdgpu_device *adev = ring->adev;



	if (seq > ring->fence_drv.sync_seq[ring->idx])

		return -EINVAL;



	*fence = kmalloc(sizeof(struct amdgpu_fence), GFP_KERNEL);

	if ((*fence) == NULL)

		return -ENOMEM;



	(*fence)->seq = seq;

	(*fence)->ring = ring;

	(*fence)->owner = owner;

	fence_init(&(*fence)->base, &amdgpu_fence_ops,

		&adev->fence_queue.lock, adev->fence_context + ring->idx,

		(*fence)->seq);

	return 0;

}



/**

 * amdgpu_fence_check_signaled - callback from fence_queue

 *