Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Skip to content
Commit 03c3876f authored by Graeme Gregory's avatar Graeme Gregory Committed by Rafael J. Wysocki
Browse files

ACPI: SPCR: work around clock issue on xgene UART



xgene v1/v2 8250 UARTs don't run at the standard clock rate expected by
the driver and there is no information on clocking available from the
SPCR table. As there has been no progress on relevant vendors updating
DBG2/SPCR specifications to fix this work around this using the previous
xgene quirk handling to avoid setting a baud rate and therefore using
the UART as configured by firmware.

Signed-off-by: default avatarGraeme Gregory <graeme.gregory@linaro.org>
Tested-by: default avatarMark Salter <msalter@redhat.com>
Reviewed-by: default avatarMark Salter <msalter@redhat.com>
Signed-off-by: default avatarRafael J. Wysocki <rafael.j.wysocki@intel.com>
parent dee82bc1
Loading
Loading
Loading
Loading
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Please register or to comment