Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 01d433d5 authored by Jisheng Zhang's avatar Jisheng Zhang
Browse files

ARM: dts: berlin2q: add interrupt-affinity to pmu node 



Add interrupt-affinity property to fix below warning:
[    0.429642] CPU PMU: Failed to parse /soc/pmu/interrupt-affinity[0]

Signed-off-by: default avatarJisheng Zhang <Jisheng.Zhang@synaptics.com>
parent c8e96e07

arch/arm/boot/dts/berlin2q.dtsi

+8 −4
Original line number Diff line number Diff line
@@ -53,7 +53,7 @@ 
		#size-cells = <0>;

		enable-method = "marvell,berlin-smp";



		cpu@0 {

		cpu0: cpu@0 {

			compatible = "arm,cortex-a9";

			device_type = "cpu";

			next-level-cache = <&l2>;
@@ -71,21 +71,21 @@ 
			>;

		};



		cpu@1 {

		cpu1: cpu@1 {

			compatible = "arm,cortex-a9";

			device_type = "cpu";

			next-level-cache = <&l2>;

			reg = <1>;

		};



		cpu@2 {

		cpu2: cpu@2 {

			compatible = "arm,cortex-a9";

			device_type = "cpu";

			next-level-cache = <&l2>;

			reg = <2>;

		};



		cpu@3 {

		cpu3: cpu@3 {

			compatible = "arm,cortex-a9";

			device_type = "cpu";

			next-level-cache = <&l2>;
@@ -113,6 +113,10 @@ 
				     <GIC_SPI 31 IRQ_TYPE_LEVEL_HIGH>,

				     <GIC_SPI 40 IRQ_TYPE_LEVEL_HIGH>,

				     <GIC_SPI 41 IRQ_TYPE_LEVEL_HIGH>;

			interrupt-affinity = <&cpu0>,

					     <&cpu1>,

					     <&cpu2>,

					     <&cpu3>;

		};



		sdhci0: sdhci@ab0000 {