Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit fd4f683d authored by David Howells's avatar David Howells Committed by Linus Torvalds
Browse files

MN10300: Don't set the dirty bit in the DTLB entries in the TLB-miss handler



Remove the special handling for the Data TLB entry dirty bit in the TLB-miss
handler.  As the code stands, all that it does is to cause us to take a second
data address exception to set the dirty bit.  Instead, we can just let
pte_mkdirty() set the bit.

Signed-off-by: default avatarDavid Howells <dhowells@redhat.com>
Signed-off-by: default avatarLinus Torvalds <torvalds@linux-foundation.org>
parent 07a2039b
Loading
Loading
Loading
Loading
+0 −18
Original line number Diff line number Diff line
@@ -165,24 +165,6 @@ ENTRY(itlb_aerror)
ENTRY(dtlb_aerror)
	and	~EPSW_NMID,epsw
	add	-4,sp
	mov	d1,(sp)

	movhu	(MMUFCR_DFC),d1			# is it the initial valid write
						# to this page?
	and	MMUFCR_xFC_INITWR,d1
 	beq	dtlb_pagefault			# jump if not

	mov	(DPTEL),d1			# set the dirty bit
						# (don't replace with BSET!)
	or	_PAGE_DIRTY,d1
	mov	d1,(DPTEL)
	mov	(sp),d1
	add	4,sp
 	rti

	ALIGN
dtlb_pagefault:
	mov	(sp),d1
	SAVE_ALL
	add	-4,sp				# need to pass three params