Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit dcf10307 authored by Dave Jones's avatar Dave Jones Committed by Andi Kleen
Browse files

[PATCH] i386/x86-64: New Intel feature flags 



Add supplemental SSE3 instructions flag, and Direct Cache Access flag.
As described in "Intel Processor idenfication and the CPUID instruction
AP485 Sept 2006"

AK: also added for x86-64

Signed-off-by: default avatarDave Jones <davej@redhat.com>
Signed-off-by: default avatarAndi Kleen <ak@suse.de>
parent 3222b36f

arch/i386/kernel/cpu/proc.c

+2 −2
Original line number Diff line number Diff line
@@ -46,8 +46,8 @@ static int show_cpuinfo(struct seq_file *m, void *v) 


		/* Intel-defined (#2) */

		"pni", NULL, NULL, "monitor", "ds_cpl", "vmx", "smx", "est",

		"tm2", NULL, "cid", NULL, NULL, "cx16", "xtpr", NULL,

		NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL,

		"tm2", "ssse3", "cid", NULL, NULL, "cx16", "xtpr", NULL,

		NULL, NULL, "dca", NULL, NULL, NULL, NULL, NULL,

		NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL,



		/* VIA/Cyrix/Centaur-defined */

arch/x86_64/kernel/setup.c

+2 −2
Original line number Diff line number Diff line
@@ -1071,8 +1071,8 @@ static int show_cpuinfo(struct seq_file *m, void *v) 


		/* Intel-defined (#2) */

		"pni", NULL, NULL, "monitor", "ds_cpl", "vmx", "smx", "est",

		"tm2", NULL, "cid", NULL, NULL, "cx16", "xtpr", NULL,

		NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL,

		"tm2", "ssse3", "cid", NULL, NULL, "cx16", "xtpr", NULL,

		NULL, NULL, "dca", NULL, NULL, NULL, NULL, NULL,

		NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL,



		/* VIA/Cyrix/Centaur-defined */