Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit dad4acc8 authored by Tom St Denis's avatar Tom St Denis Committed by Alex Deucher
Browse files

drm/amdgpu/gfx8: Tidy up various PG helpers 



Signed-off-by: default avatarTom St Denis <tom.stdenis@amd.com>
Reviewed-by: default avatarAlex Deucher <alexander.deucher@amd.com>
Signed-off-by: default avatarAlex Deucher <alexander.deucher@amd.com>
parent 216cde60

drivers/gpu/drm/amd/amdgpu/gfx_v8_0.c

+18 −33
Original line number Diff line number Diff line
@@ -5257,63 +5257,48 @@ static void gfx_v8_0_enable_gfx_static_mg_power_gating(struct amdgpu_device *ade 
					     enable ?

					     AMD_PG_STATE_GATE : AMD_PG_STATE_UNGATE);



	if (enable) {

		/* Enable static MGPG */

	temp = data = RREG32(mmRLC_PG_CNTL);

	/* Enable static MGPG */

	if (enable)

		data |= RLC_PG_CNTL__STATIC_PER_CU_PG_ENABLE_MASK;



		if (temp != data)

			WREG32(mmRLC_PG_CNTL, data);

	} else {

		temp = data = RREG32(mmRLC_PG_CNTL);

	else

		data &= ~RLC_PG_CNTL__STATIC_PER_CU_PG_ENABLE_MASK;



	if (temp != data)

		WREG32(mmRLC_PG_CNTL, data);

}

}



static void gfx_v8_0_enable_gfx_dynamic_mg_power_gating(struct amdgpu_device *adev,

							bool enable)

{

	uint32_t data, temp;



	if (enable) {

		/* Enable dynamic MGPG */

	temp = data = RREG32(mmRLC_PG_CNTL);

	/* Enable dynamic MGPG */

	if (enable)

		data |= RLC_PG_CNTL__DYN_PER_CU_PG_ENABLE_MASK;



		if (temp != data)

			WREG32(mmRLC_PG_CNTL, data);

	} else {

		temp = data = RREG32(mmRLC_PG_CNTL);

	else

		data &= ~RLC_PG_CNTL__DYN_PER_CU_PG_ENABLE_MASK;



	if (temp != data)

		WREG32(mmRLC_PG_CNTL, data);

}

}



static void polaris11_enable_gfx_quick_mg_power_gating(struct amdgpu_device *adev,

		bool enable)

{

	uint32_t data, temp;



	if (enable) {

		/* Enable quick PG */

	temp = data = RREG32(mmRLC_PG_CNTL);

	/* Enable quick PG */

	if (enable)

		data |= 0x100000;



		if (temp != data)

			WREG32(mmRLC_PG_CNTL, data);

	} else {

		temp = data = RREG32(mmRLC_PG_CNTL);

	else

		data &= ~0x100000;



	if (temp != data)

		WREG32(mmRLC_PG_CNTL, data);

}

}



static void cz_enable_gfx_cg_power_gating(struct amdgpu_device *adev,

					  bool enable)