Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit c3373b09 authored by Geert Uytterhoeven's avatar Geert Uytterhoeven Committed by Simon Horman
Browse files

ARM: dts: silk: Enable SCIF_CLK frequency and pins 



Add and enable the external crystal for the SCIF_CLK and its pinctrl, to
be used by the Baud Rate Generator for External Clock (BRG) on (H)SCIF.

This increases the range and accuracy of supported baud rates.

Signed-off-by: default avatarGeert Uytterhoeven <geert+renesas@glider.be>
Signed-off-by: default avatarSimon Horman <horms+renesas@verge.net.au>
parent 19417bd9

arch/arm/boot/dts/r8a7794-silk.dts

+13 −0
Original line number Diff line number Diff line
@@ -126,11 +126,19 @@ 
};



&pfc {

	pinctrl-0 = <&scif_clk_pins>;

	pinctrl-names = "default";



	scif2_pins: serial2 {

		renesas,groups = "scif2_data";

		renesas,function = "scif2";

	};



	scif_clk_pins: scif_clk {

		renesas,groups = "scif_clk";

		renesas,function = "scif_clk";

	};



	ether_pins: ether {

		renesas,groups = "eth_link", "eth_mdio", "eth_rmii";

		renesas,function = "eth";
@@ -184,6 +192,11 @@ 
	status = "okay";

};



&scif_clk {

	clock-frequency = <14745600>;

	status = "okay";

};



&ether {

	pinctrl-0 = <&ether_pins &phy1_pins>;

	pinctrl-names = "default";