Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit c0efd52b authored by Olof Johansson's avatar Olof Johansson Committed by David S. Miller
Browse files

pasemi_mac: Enable L2 caching of packet headers 



Enable settings to target l2 for the first few cachelines of the packet, since
we'll access them to get to the various headers.

Signed-off-by: default avatarOlof Johansson <olof@lixom.net>
Signed-off-by: default avatarJeff Garzik <jeff@garzik.org>
parent b6e05a1b

drivers/net/pasemi_mac.c

+4 −1
Original line number Diff line number Diff line
@@ -206,7 +206,7 @@ static int pasemi_mac_setup_rx_resources(struct net_device *dev) 
			   PAS_DMA_RXCHAN_BASEU_SIZ(RX_RING_SIZE >> 2));



	write_dma_reg(mac, PAS_DMA_RXCHAN_CFG(chan_id),

			   PAS_DMA_RXCHAN_CFG_HBU(1));

			   PAS_DMA_RXCHAN_CFG_HBU(2));



	write_dma_reg(mac, PAS_DMA_RXINT_BASEL(mac->dma_if),

			   PAS_DMA_RXINT_BASEL_BRBL(__pa(ring->buffers)));
@@ -215,6 +215,9 @@ static int pasemi_mac_setup_rx_resources(struct net_device *dev) 
			   PAS_DMA_RXINT_BASEU_BRBH(__pa(ring->buffers) >> 32) |

			   PAS_DMA_RXINT_BASEU_SIZ(RX_RING_SIZE >> 3));



	write_dma_reg(mac, PAS_DMA_RXINT_CFG(mac->dma_if),

			   PAS_DMA_RXINT_CFG_DHL(2));



	ring->next_to_fill = 0;

	ring->next_to_clean = 0;

drivers/net/pasemi_mac.h

+8 −0
Original line number Diff line number Diff line
@@ -219,6 +219,14 @@ enum { 
#define    PAS_DMA_RXINT_RCMDSTA_ACT	0x00010000

#define    PAS_DMA_RXINT_RCMDSTA_DROPS_M	0xfffe0000

#define    PAS_DMA_RXINT_RCMDSTA_DROPS_S	17

#define PAS_DMA_RXINT_CFG(i)		(0x204+(i)*_PAS_DMA_RXINT_STRIDE)

#define    PAS_DMA_RXINT_CFG_DHL_M	0x07000000

#define    PAS_DMA_RXINT_CFG_DHL_S	24

#define    PAS_DMA_RXINT_CFG_DHL(x)	(((x) << PAS_DMA_RXINT_CFG_DHL_S) & \

					 PAS_DMA_RXINT_CFG_DHL_M)

#define    PAS_DMA_RXINT_CFG_WIF	0x00000002

#define    PAS_DMA_RXINT_CFG_WIL	0x00000001



#define PAS_DMA_RXINT_INCR(i)		(0x210+(i)*_PAS_DMA_RXINT_STRIDE)

#define    PAS_DMA_RXINT_INCR_INCR_M	0x0000ffff

#define    PAS_DMA_RXINT_INCR_INCR_S	0