Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit bf27c353 authored by Jiri Benc's avatar Jiri Benc Committed by David S. Miller
Browse files

bnx2x: fix typos in "configure" 



Noticed when debugging ptp.

Signed-off-by: default avatarJiri Benc <jbenc@redhat.com>
Signed-off-by: default avatarDavid S. Miller <davem@davemloft.net>
parent 26c0e102

drivers/net/ethernet/broadcom/bnx2x/bnx2x_main.c

+2 −2
Original line number Diff line number Diff line
@@ -13256,7 +13256,7 @@ static int bnx2x_ptp_adjfreq(struct ptp_clock_info *ptp, s32 ppb) 
		return -EFAULT;

	}



	DP(BNX2X_MSG_PTP, "Configrued val = %d, period = %d\n", best_val,

	DP(BNX2X_MSG_PTP, "Configured val = %d, period = %d\n", best_val,

	   best_period);



	return 0;
@@ -14784,7 +14784,7 @@ static int bnx2x_hwtstamp_ioctl(struct bnx2x *bp, struct ifreq *ifr) 
		-EFAULT : 0;

}



/* Configrues HW for PTP */

/* Configures HW for PTP */

static int bnx2x_configure_ptp(struct bnx2x *bp)

{

	int rc, port = BP_PORT(bp);

drivers/net/ethernet/broadcom/bnx2x/bnx2x_reg.h

+2 −2
Original line number Diff line number Diff line
@@ -7549,7 +7549,7 @@ Theotherbitsarereservedandshouldbezero*/ 
#define IGU_REG_SISR_MDPC_WOMASK_UPPER		0x05a6



#define IGU_REG_RESERVED_UPPER				0x05ff

/* Fields of IGU PF CONFIGRATION REGISTER */

/* Fields of IGU PF CONFIGURATION REGISTER */

#define IGU_PF_CONF_FUNC_EN	  (0x1<<0)  /* function enable	      */

#define IGU_PF_CONF_MSI_MSIX_EN   (0x1<<1)  /* MSI/MSIX enable	      */

#define IGU_PF_CONF_INT_LINE_EN   (0x1<<2)  /* INT enable	      */
@@ -7557,7 +7557,7 @@ Theotherbitsarereservedandshouldbezero*/ 
#define IGU_PF_CONF_SINGLE_ISR_EN (0x1<<4)  /* single ISR mode enable */

#define IGU_PF_CONF_SIMD_MODE	  (0x1<<5)  /* simd all ones mode     */



/* Fields of IGU VF CONFIGRATION REGISTER */

/* Fields of IGU VF CONFIGURATION REGISTER */

#define IGU_VF_CONF_FUNC_EN	   (0x1<<0)  /* function enable        */

#define IGU_VF_CONF_MSI_MSIX_EN    (0x1<<1)  /* MSI/MSIX enable        */

#define IGU_VF_CONF_PARENT_MASK    (0x3<<2)  /* Parent PF	       */