Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit bba14312 authored by Jianqun Xu's avatar Jianqun Xu Committed by Mark Brown
Browse files

ASoC: rockchip: i2s: set TDL and RDL to 16 samples 



Set Transmit Data Level(TDL) and Receive Data Level(RDL) to 16 samples.
Without this setting, the TDL is default to be 0x00 (means 0 sample),
and the RDL is default to be 0x1f (means 32 samples).

Signed-off-by: default avatarJianqun Xu <jay.xu@rock-chips.com>
Signed-off-by: default avatarMark Brown <broonie@kernel.org>
parent 97bf6af1

sound/soc/rockchip/rockchip_i2s.c

+4 −0
Original line number Diff line number Diff line
@@ -247,6 +247,10 @@ static int rockchip_i2s_hw_params(struct snd_pcm_substream *substream, 


	regmap_update_bits(i2s->regmap, I2S_TXCR, I2S_TXCR_VDW_MASK, val);

	regmap_update_bits(i2s->regmap, I2S_RXCR, I2S_RXCR_VDW_MASK, val);

	regmap_update_bits(i2s->regmap, I2S_DMACR, I2S_DMACR_TDL_MASK,

			   I2S_DMACR_TDL(16));

	regmap_update_bits(i2s->regmap, I2S_DMACR, I2S_DMACR_RDL_MASK,

			   I2S_DMACR_RDL(16));



	return 0;

}