Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit b3a9c315 authored by Dirk Behme's avatar Dirk Behme Committed by Shawn Guo
Browse files

ARM: i.MX6: add i.MX6 specific L2 cache configuration 



To improve the performance and power consumption add an i.MX6
specific L2 cache initialization.

This configuration is taken from Freescale's kernel patch

"ENGR00153601 [MX6]Adjust L2 cache parameter" [1]

with two additional improvements:

a) The L2X0_POWER_CTRL has only the two bits we set. So no need
   to read the register before. Remove the register read done
   in Freescale's patch.

b) In the L2X0_PREFETCH_CTRL register, besides the double linefill (bit[30]),
   additionally enable the instruction and data prefetch (bit[29-28]).

Signed-off-by: default avatarDirk Behme <dirk.behme@de.bosch.com>
Signed-off-by: default avatarShawn Guo <shawn.guo@linaro.org>

[1] http://git.freescale.com/git/cgit.cgi/imx/linux-2.6-imx.git/commit/arch/arm/mach-mx6/mm.c?h=imx_3.0.35_12.09.01&id=814656410b40c67a10b25300e51b0477b2bb96d1
parent 75f83d06

arch/arm/mach-imx/mach-imx6q.c

+35 −1
Original line number Diff line number Diff line
@@ -253,10 +253,44 @@ static void __init imx6q_map_io(void) 
	imx_scu_map_io();

}



#ifdef CONFIG_CACHE_L2X0

static void __init imx6q_init_l2cache(void)

{

	void __iomem *l2x0_base;

	struct device_node *np;

	unsigned int val;



	np = of_find_compatible_node(NULL, NULL, "arm,pl310-cache");

	if (!np)

		goto out;



	l2x0_base = of_iomap(np, 0);

	if (!l2x0_base) {

		of_node_put(np);

		goto out;

	}



	/* Configure the L2 PREFETCH and POWER registers */

	val = readl_relaxed(l2x0_base + L2X0_PREFETCH_CTRL);

	val |= 0x70800000;

	writel_relaxed(val, l2x0_base + L2X0_PREFETCH_CTRL);

	val = L2X0_DYNAMIC_CLK_GATING_EN | L2X0_STNDBY_MODE_EN;

	writel_relaxed(val, l2x0_base + L2X0_POWER_CTRL);



	iounmap(l2x0_base);

	of_node_put(np);



out:

	l2x0_of_init(0, ~0UL);

}

#else

static inline void imx6q_init_l2cache(void) {}

#endif



static void __init imx6q_init_irq(void)

{

	imx6q_init_revision();

	l2x0_of_init(0, ~0UL);

	imx6q_init_l2cache();

	imx_src_init();

	imx_gpc_init();

	irqchip_init();