Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit b0262f07 authored by Sara Sharon's avatar Sara Sharon Committed by Luca Coelho
Browse files

iwlwifi: pcie: set RB chunk size per bus 



For 9000 devices we can have PCIe bus for discrete
devices and IOSF bus for integrated devices.
PCIe supports maximum transfer size of 128B while IOSF
bus supports maximum transfer size of 64B.
Configure RB size accordingly.

Signed-off-by: default avatarSara Sharon <sara.sharon@intel.com>
Signed-off-by: default avatarLuca Coelho <luciano.coelho@intel.com>
parent 1316d595

drivers/net/wireless/intel/iwlwifi/iwl-fh.h

+3 −1
Original line number Diff line number Diff line
@@ -384,7 +384,9 @@ static inline unsigned int FH_MEM_CBBC_QUEUE(unsigned int chnl) 
#define RFH_GEN_CFG	0xA09800

#define RFH_GEN_CFG_SERVICE_DMA_SNOOP	BIT(0)

#define RFH_GEN_CFG_RFH_DMA_SNOOP	BIT(1)

#define RFH_GEN_CFG_RB_CHUNK_SIZE	BIT(4) /* 0 - 64B, 1- 128B */

#define RFH_GEN_CFG_RB_CHUNK_SIZE_POS	4

#define RFH_GEN_CFG_RB_CHUNK_SIZE_128	1

#define RFH_GEN_CFG_RB_CHUNK_SIZE_64	0

#define RFH_GEN_CFG_DEFAULT_RXQ_NUM_MASK 0xF00

#define RFH_GEN_CFG_DEFAULT_RXQ_NUM_POS 8

drivers/net/wireless/intel/iwlwifi/pcie/rx.c

+6 −2
Original line number Diff line number Diff line
@@ -848,13 +848,17 @@ static void iwl_pcie_rx_mq_hw_init(struct iwl_trans *trans) 


	/*

	 * Activate DMA snooping.

	 * Set RX DMA chunk size to 64B

	 * Set RX DMA chunk size to 64B for IOSF and 128B for PCIe

	 * Default queue is 0

	 */

	iwl_write_prph_no_grab(trans, RFH_GEN_CFG, RFH_GEN_CFG_RFH_DMA_SNOOP |

			       (DEFAULT_RXQ_NUM <<

				RFH_GEN_CFG_DEFAULT_RXQ_NUM_POS) |

			       RFH_GEN_CFG_SERVICE_DMA_SNOOP);

			       RFH_GEN_CFG_SERVICE_DMA_SNOOP |

			       (trans->cfg->integrated ?

				RFH_GEN_CFG_RB_CHUNK_SIZE_64 :

				RFH_GEN_CFG_RB_CHUNK_SIZE_128) <<

			       RFH_GEN_CFG_RB_CHUNK_SIZE_POS);

	/* Enable the relevant rx queues */

	iwl_write_prph_no_grab(trans, RFH_RXF_RXQ_ACTIVE, enabled);