Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit a6952287 authored by Zefir Kurtisi's avatar Zefir Kurtisi Committed by John W. Linville
Browse files

ath9k: [DFS] add pulse width tolerance for ETSI 



Add 5% width tolerance for radar patterns defined by ETSI.

Signed-off-by: default avatarZefir Kurtisi <zefir.kurtisi@neratec.com>
Signed-off-by: default avatarJohn W. Linville <linville@tuxdriver.com>
parent 1e5023c7

drivers/net/wireless/ath/ath9k/dfs_pattern_detector.c

+6 −1
Original line number Diff line number Diff line
@@ -42,10 +42,15 @@ struct radar_types { 
#define MIN_PPB_THRESH	50

#define PPB_THRESH(PPB) ((PPB * MIN_PPB_THRESH + 50) / 100)

#define PRF2PRI(PRF) ((1000000 + PRF / 2) / PRF)

/* percentage of pulse width tolerance */

#define WIDTH_TOLERANCE 5

#define WIDTH_LOWER(X) ((X*(100-WIDTH_TOLERANCE)+50)/100)

#define WIDTH_UPPER(X) ((X*(100+WIDTH_TOLERANCE)+50)/100)



#define ETSI_PATTERN(ID, WMIN, WMAX, PMIN, PMAX, PRF, PPB)	\

{								\

	ID, WMIN, WMAX, (PRF2PRI(PMAX) - PRI_TOLERANCE),	\

	ID, WIDTH_LOWER(WMIN), WIDTH_UPPER(WMAX),		\

	(PRF2PRI(PMAX) - PRI_TOLERANCE),			\

	(PRF2PRI(PMIN) * PRF + PRI_TOLERANCE), PRF, PPB * PRF,	\

	PPB_THRESH(PPB), PRI_TOLERANCE,				\

}