Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 8494294b authored by Kumar Gala's avatar Kumar Gala Committed by Tejun Heo
Browse files

ata: qcom: Add device tree bindings information 



Add device tree binding for Qualcomm AHCI SATA controller and specifically
the sata controller on the IPQ806x family of SoCs.

We can utilize the "generic-ahci" platform driver with the addition of the
sata phy to enable SATA support on Qualcomm SoCs with AHCI controllers.

Signed-off-by: default avatarKumar Gala <galak@codeaurora.org>
Reviewed-by: default avatarHans de Goede <hdegoede@redhat.com>
Signed-off-by: default avatarTejun Heo <tj@kernel.org>
parent ee309f38

Documentation/devicetree/bindings/ata/qcom-sata.txt

0 → 100644
+48 −0
Original line number Diff line number Diff line 
* Qualcomm AHCI SATA Controller



SATA nodes are defined to describe on-chip Serial ATA controllers.

Each SATA controller should have its own node.



Required properties:

- compatible		: compatible list, must contain "generic-ahci"

- interrupts		: <interrupt mapping for SATA IRQ>

- reg			: <registers mapping>

- phys			: Must contain exactly one entry as specified

			  in phy-bindings.txt

- phy-names		: Must be "sata-phy"



Required properties for "qcom,ipq806x-ahci" compatible:

- clocks		: Must contain an entry for each entry in clock-names.

- clock-names		: Shall be:

				"slave_iface" - Fabric port AHB clock for SATA

				"iface" - AHB clock

				"core" - core clock

				"rxoob" - RX out-of-band clock

				"pmalive" - Power Module Alive clock

- assigned-clocks	: Shall be:

				SATA_RXOOB_CLK

				SATA_PMALIVE_CLK

- assigned-clock-rates	: Shall be:

				100Mhz (100000000) for SATA_RXOOB_CLK

				100Mhz (100000000) for SATA_PMALIVE_CLK



Example:

	sata@29000000 {

		compatible = "qcom,ipq806x-ahci", "generic-ahci";

		reg = <0x29000000 0x180>;



		interrupts = <0 209 0x0>;



		clocks = <&gcc SFAB_SATA_S_H_CLK>,

			 <&gcc SATA_H_CLK>,

			 <&gcc SATA_A_CLK>,

			 <&gcc SATA_RXOOB_CLK>,

			 <&gcc SATA_PMALIVE_CLK>;

		clock-names = "slave_iface", "iface", "core",

				"rxoob", "pmalive";

		assigned-clocks = <&gcc SATA_RXOOB_CLK>, <&gcc SATA_PMALIVE_CLK>;

		assigned-clock-rates = <100000000>, <100000000>;



		phys = <&sata_phy>;

		phy-names = "sata-phy";

	};