Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 83a59b63 authored by Marek Olšák's avatar Marek Olšák Committed by Alex Deucher
Browse files

drm/amdgpu: add AMDGPU_INFO_NUM_EVICTIONS 



For profiling.

v2: really bump the minor version

Signed-off-by: default avatarMarek Olšák <marek.olsak@amd.com>
Reviewed-by: default avatarChristian König <christian.koenig@amd.com>
Reviewed-by: default avatarEdward O'Callaghan <funfunctor@folklore1984.net>
Signed-off-by: default avatarAlex Deucher <alexander.deucher@amd.com>
parent 53cdccd5

drivers/gpu/drm/amd/amdgpu/amdgpu_drv.c

+2 −1
Original line number Diff line number Diff line
@@ -53,9 +53,10 @@ 
 * - 3.2.0 - GFX8: Uses EOP_TC_WB_ACTION_EN, so UMDs don't have to do the same

 *           at the end of IBs.

 * - 3.3.0 - Add VM support for UVD on supported hardware.

 * - 3.4.0 - Add AMDGPU_INFO_NUM_EVICTIONS.

 */

#define KMS_DRIVER_MAJOR	3

#define KMS_DRIVER_MINOR	3

#define KMS_DRIVER_MINOR	4

#define KMS_DRIVER_PATCHLEVEL	0



int amdgpu_vram_limit = 0;

drivers/gpu/drm/amd/amdgpu/amdgpu_kms.c

+3 −0
Original line number Diff line number Diff line
@@ -373,6 +373,9 @@ static int amdgpu_info_ioctl(struct drm_device *dev, void *data, struct drm_file 
	case AMDGPU_INFO_NUM_BYTES_MOVED:

		ui64 = atomic64_read(&adev->num_bytes_moved);

		return copy_to_user(out, &ui64, min(size, 8u)) ? -EFAULT : 0;

	case AMDGPU_INFO_NUM_EVICTIONS:

		ui64 = atomic64_read(&adev->num_evictions);

		return copy_to_user(out, &ui64, min(size, 8u)) ? -EFAULT : 0;

	case AMDGPU_INFO_VRAM_USAGE:

		ui64 = atomic64_read(&adev->vram_usage);

		return copy_to_user(out, &ui64, min(size, 8u)) ? -EFAULT : 0;

include/uapi/drm/amdgpu_drm.h

+2 −0
Original line number Diff line number Diff line
@@ -485,6 +485,8 @@ struct drm_amdgpu_cs_chunk_data { 
#define AMDGPU_INFO_DEV_INFO			0x16

/* visible vram usage */

#define AMDGPU_INFO_VIS_VRAM_USAGE		0x17

/* number of TTM buffer evictions */

#define AMDGPU_INFO_NUM_EVICTIONS		0x18



#define AMDGPU_INFO_MMR_SE_INDEX_SHIFT	0

#define AMDGPU_INFO_MMR_SE_INDEX_MASK	0xff