Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 7ef1def8 authored by Ong Boon Leong's avatar Ong Boon Leong Committed by H. Peter Anvin
Browse files

x86, iosf: Added Quark MBI identifiers 



Added all the MBI units below and their associated read/write
opcodes:
 - Host Bridge Arbiter
 - Host Bridge
 - Remote Management Unit
 - Memory Manager & eSRAM
 - SoC Unit

Signed-off-by: default avatarOng Boon Leong <boon.leong.ong@intel.com>
Link: http://lkml.kernel.org/r/1399668248-24199-3-git-send-email-david.e.box@linux.intel.com


Signed-off-by: default avatarDavid E. Box <david.e.box@linux.intel.com>
Signed-off-by: default avatarH. Peter Anvin <hpa@linux.intel.com>
parent 6b8f0c87

arch/x86/include/asm/iosf_mbi.h

+22 −0
Original line number Diff line number Diff line
@@ -50,6 +50,28 @@ 
#define BT_MBI_PCIE_READ	0x00

#define BT_MBI_PCIE_WRITE	0x01



/* Quark available units */

#define QRK_MBI_UNIT_HBA	0x00

#define QRK_MBI_UNIT_HB	0x03

#define QRK_MBI_UNIT_RMU	0x04

#define QRK_MBI_UNIT_MM	0x05

#define QRK_MBI_UNIT_MMESRAM	0x05

#define QRK_MBI_UNIT_SOC	0x31



/* Quark read/write opcodes */

#define QRK_MBI_HBA_READ	0x10

#define QRK_MBI_HBA_WRITE	0x11

#define QRK_MBI_HB_READ	0x10

#define QRK_MBI_HB_WRITE	0x11

#define QRK_MBI_RMU_READ	0x10

#define QRK_MBI_RMU_WRITE	0x11

#define QRK_MBI_MM_READ	0x10

#define QRK_MBI_MM_WRITE	0x11

#define QRK_MBI_MMESRAM_READ	0x12

#define QRK_MBI_MMESRAM_WRITE	0x13

#define QRK_MBI_SOC_READ	0x06

#define QRK_MBI_SOC_WRITE	0x07



#if IS_ENABLED(CONFIG_IOSF_MBI)



bool iosf_mbi_available(void);