Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 7ac0f700 authored by Shawn Guo's avatar Shawn Guo
Browse files

ARM: dts: imx53: make pinctrl nodes board specific 



Currently, all pinctrl setting nodes are defined in <soc>.dtsi, so that
boards that share the same pinctrl setting do not have to define it time
and time again in <board>.dts.  However, along with the devices and use
cases being added continuously, the pinctrl setting nodes under iomuxc
becomes more than expected.  This bloats device tree blob for particular
board unnecessarily since only a small subset of those pinctrl setting
nodes will be used by the board.  It impacts not only the DTB file size
but also the run-time device tree lookup efficiency.

The patch moves all the pinctrl data into individual boards as needed.
With the changes, the pinctrl setting nodes becomes local to particular
board, and it makes no sense to continue numbering the setting for
given peripheral.  Thus, all the pinctrl phandler name gets updated to
have only peripheral name in there.

Signed-off-by: default avatarShawn Guo <shawn.guo@linaro.org>
parent 81d16420

arch/arm/boot/dts/imx53-ard.dts

+25 −3
Original line number Diff line number Diff line
@@ -99,7 +99,7 @@ 


&esdhc1 {

	pinctrl-names = "default";

	pinctrl-0 = <&pinctrl_esdhc1_2>;

	pinctrl-0 = <&pinctrl_esdhc1>;

	cd-gpios = <&gpio1 1 0>;

	wp-gpios = <&gpio1 9 0>;

	status = "okay";
@@ -109,7 +109,7 @@ 
	pinctrl-names = "default";

	pinctrl-0 = <&pinctrl_hog>;



	hog {

	imx53-ard {

		pinctrl_hog: hoggrp {

			fsl,pins = <

				MX53_PAD_GPIO_1__GPIO1_1             0x80000000
@@ -148,11 +148,33 @@ 
				MX53_PAD_EIM_CS1__EMI_WEIM_CS_1	     0x80000000

			>;

		};



		pinctrl_esdhc1: esdhc1grp {

			fsl,pins = <

				MX53_PAD_SD1_DATA0__ESDHC1_DAT0		0x1d5

				MX53_PAD_SD1_DATA1__ESDHC1_DAT1		0x1d5

				MX53_PAD_SD1_DATA2__ESDHC1_DAT2		0x1d5

				MX53_PAD_SD1_DATA3__ESDHC1_DAT3		0x1d5

				MX53_PAD_PATA_DATA8__ESDHC1_DAT4	0x1d5

				MX53_PAD_PATA_DATA9__ESDHC1_DAT5	0x1d5

				MX53_PAD_PATA_DATA10__ESDHC1_DAT6	0x1d5

				MX53_PAD_PATA_DATA11__ESDHC1_DAT7	0x1d5

				MX53_PAD_SD1_CMD__ESDHC1_CMD		0x1d5

				MX53_PAD_SD1_CLK__ESDHC1_CLK		0x1d5

			>;

		};



		pinctrl_uart1: uart1grp {

			fsl,pins = <

				MX53_PAD_PATA_DIOW__UART1_TXD_MUX	0x1e4

				MX53_PAD_PATA_DMACK__UART1_RXD_MUX	0x1e4

			>;

		};

	};

};



&uart1 {

	pinctrl-names = "default";

	pinctrl-0 = <&pinctrl_uart1_2>;

	pinctrl-0 = <&pinctrl_uart1>;

	status = "okay";

};

arch/arm/boot/dts/imx53-evk.dts

+70 −7
Original line number Diff line number Diff line
@@ -34,7 +34,7 @@ 


&esdhc1 {

	pinctrl-names = "default";

	pinctrl-0 = <&pinctrl_esdhc1_1>;

	pinctrl-0 = <&pinctrl_esdhc1>;

	cd-gpios = <&gpio3 13 0>;

	wp-gpios = <&gpio3 14 0>;

	status = "okay";
@@ -42,7 +42,7 @@ 


&ecspi1 {

	pinctrl-names = "default";

	pinctrl-0 = <&pinctrl_ecspi1_1>;

	pinctrl-0 = <&pinctrl_ecspi1>;

	fsl,spi-num-chipselects = <2>;

	cs-gpios = <&gpio2 30 0>, <&gpio3 19 0>;

	status = "okay";
@@ -69,7 +69,7 @@ 


&esdhc3 {

	pinctrl-names = "default";

	pinctrl-0 = <&pinctrl_esdhc3_1>;

	pinctrl-0 = <&pinctrl_esdhc3>;

	cd-gpios = <&gpio3 11 0>;

	wp-gpios = <&gpio3 12 0>;

	status = "okay";
@@ -79,7 +79,7 @@ 
	pinctrl-names = "default";

	pinctrl-0 = <&pinctrl_hog>;



	hog {

	imx53-evk {

		pinctrl_hog: hoggrp {

			fsl,pins = <

				MX53_PAD_EIM_EB2__GPIO2_30  0x80000000
@@ -92,18 +92,81 @@ 
				MX53_PAD_PATA_DA_1__GPIO7_7 0x80000000

			>;

		};



		pinctrl_ecspi1: ecspi1grp {

			fsl,pins = <

				MX53_PAD_EIM_D16__ECSPI1_SCLK		0x80000000

				MX53_PAD_EIM_D17__ECSPI1_MISO		0x80000000

				MX53_PAD_EIM_D18__ECSPI1_MOSI		0x80000000

			>;

		};



		pinctrl_esdhc1: esdhc1grp {

			fsl,pins = <

				MX53_PAD_SD1_DATA0__ESDHC1_DAT0		0x1d5

				MX53_PAD_SD1_DATA1__ESDHC1_DAT1		0x1d5

				MX53_PAD_SD1_DATA2__ESDHC1_DAT2		0x1d5

				MX53_PAD_SD1_DATA3__ESDHC1_DAT3		0x1d5

				MX53_PAD_SD1_CMD__ESDHC1_CMD		0x1d5

				MX53_PAD_SD1_CLK__ESDHC1_CLK		0x1d5

			>;

		};



		pinctrl_esdhc3: esdhc3grp {

			fsl,pins = <

				MX53_PAD_PATA_DATA8__ESDHC3_DAT0	0x1d5

				MX53_PAD_PATA_DATA9__ESDHC3_DAT1	0x1d5

				MX53_PAD_PATA_DATA10__ESDHC3_DAT2	0x1d5

				MX53_PAD_PATA_DATA11__ESDHC3_DAT3	0x1d5

				MX53_PAD_PATA_DATA0__ESDHC3_DAT4	0x1d5

				MX53_PAD_PATA_DATA1__ESDHC3_DAT5	0x1d5

				MX53_PAD_PATA_DATA2__ESDHC3_DAT6	0x1d5

				MX53_PAD_PATA_DATA3__ESDHC3_DAT7	0x1d5

				MX53_PAD_PATA_RESET_B__ESDHC3_CMD	0x1d5

				MX53_PAD_PATA_IORDY__ESDHC3_CLK		0x1d5

			>;

		};



		pinctrl_fec: fecgrp {

			fsl,pins = <

				MX53_PAD_FEC_MDC__FEC_MDC		0x80000000

				MX53_PAD_FEC_MDIO__FEC_MDIO		0x80000000

				MX53_PAD_FEC_REF_CLK__FEC_TX_CLK	0x80000000

				MX53_PAD_FEC_RX_ER__FEC_RX_ER		0x80000000

				MX53_PAD_FEC_CRS_DV__FEC_RX_DV		0x80000000

				MX53_PAD_FEC_RXD1__FEC_RDATA_1		0x80000000

				MX53_PAD_FEC_RXD0__FEC_RDATA_0		0x80000000

				MX53_PAD_FEC_TX_EN__FEC_TX_EN		0x80000000

				MX53_PAD_FEC_TXD1__FEC_TDATA_1		0x80000000

				MX53_PAD_FEC_TXD0__FEC_TDATA_0		0x80000000

			>;

		};



		pinctrl_i2c2: i2c2grp {

			fsl,pins = <

				MX53_PAD_KEY_ROW3__I2C2_SDA		0xc0000000

				MX53_PAD_KEY_COL3__I2C2_SCL		0xc0000000

			>;

		};



		pinctrl_uart1: uart1grp {

			fsl,pins = <

				MX53_PAD_CSI0_DAT10__UART1_TXD_MUX	0x1e4

				MX53_PAD_CSI0_DAT11__UART1_RXD_MUX	0x1e4

			>;

		};

	};

};



&uart1 {

	pinctrl-names = "default";

	pinctrl-0 = <&pinctrl_uart1_1>;

	pinctrl-0 = <&pinctrl_uart1>;

	status = "okay";

};



&i2c2 {

	pinctrl-names = "default";

	pinctrl-0 = <&pinctrl_i2c2_1>;

	pinctrl-0 = <&pinctrl_i2c2>;

	status = "okay";



	pmic: mc13892@08 {
@@ -119,7 +182,7 @@ 


&fec {

	pinctrl-names = "default";

	pinctrl-0 = <&pinctrl_fec_1>;

	pinctrl-0 = <&pinctrl_fec>;

	phy-mode = "rmii";

	phy-reset-gpios = <&gpio7 6 0>;

	status = "okay";

arch/arm/boot/dts/imx53-m53evk.dts

+149 −15
Original line number Diff line number Diff line
@@ -26,7 +26,7 @@ 
			crtcs = <&ipu 1>;

			interface-pix-fmt = "bgr666";

			pinctrl-names = "default";

			pinctrl-0 = <&pinctrl_ipu_disp2_1>;

			pinctrl-0 = <&pinctrl_ipu_disp2>;



			display-timings {

				800x480p60 {
@@ -102,25 +102,25 @@ 


&audmux {

	pinctrl-names = "default";

	pinctrl-0 = <&pinctrl_audmux_2>;

	pinctrl-0 = <&pinctrl_audmux>;

	status = "okay";

};



&can1 {

	pinctrl-names = "default";

	pinctrl-0 = <&pinctrl_can1_3>;

	pinctrl-0 = <&pinctrl_can1>;

	status = "okay";

};



&can2 {

	pinctrl-names = "default";

	pinctrl-0 = <&pinctrl_can2_1>;

	pinctrl-0 = <&pinctrl_can2>;

	status = "okay";

};



&esdhc1 {

	pinctrl-names = "default";

	pinctrl-0 = <&pinctrl_esdhc1_1>;

	pinctrl-0 = <&pinctrl_esdhc1>;

	cd-gpios = <&gpio1 1 0>;

	wp-gpios = <&gpio1 9 0>;

	status = "okay";
@@ -128,14 +128,14 @@ 


&fec {

	pinctrl-names = "default";

	pinctrl-0 = <&pinctrl_fec_1>;

	pinctrl-0 = <&pinctrl_fec>;

	phy-mode = "rmii";

	status = "okay";

};



&i2c1 {

	pinctrl-names = "default";

	pinctrl-0 = <&pinctrl_i2c1_2>;

	pinctrl-0 = <&pinctrl_i2c1>;

	status = "okay";



	sgtl5000: codec@0a {
@@ -149,7 +149,7 @@ 


&i2c2 {

	pinctrl-names = "default";

	pinctrl-0 = <&pinctrl_i2c2_2>;

	pinctrl-0 = <&pinctrl_i2c2>;

	clock-frequency = <400000>;

	status = "okay";
@@ -193,7 +193,7 @@ 


&i2c3 {

	pinctrl-names = "default";

	pinctrl-0 = <&pinctrl_i2c3_1>;

	pinctrl-0 = <&pinctrl_i2c3>;

	status = "okay";

};
@@ -201,7 +201,7 @@ 
	pinctrl-names = "default";

	pinctrl-0 = <&pinctrl_hog>;



	hog {

	imx53-m53evk {

		pinctrl_hog: hoggrp {

			fsl,pins = <

				MX53_PAD_GPIO_0__CCM_SSI_EXT1_CLK	0x80000000
@@ -218,12 +218,146 @@ 
				MX53_PAD_PATA_DATA9__GPIO2_9		0x80000000

			>;

		};



		pinctrl_audmux: audmuxgrp {

			fsl,pins = <

				MX53_PAD_SD2_DATA3__AUDMUX_AUD4_TXC	0x80000000

				MX53_PAD_SD2_DATA2__AUDMUX_AUD4_TXD	0x80000000

				MX53_PAD_SD2_DATA1__AUDMUX_AUD4_TXFS	0x80000000

				MX53_PAD_SD2_DATA0__AUDMUX_AUD4_RXD	0x80000000

			>;

		};



		pinctrl_can1: can1grp {

			fsl,pins = <

				MX53_PAD_GPIO_7__CAN1_TXCAN		0x80000000

				MX53_PAD_GPIO_8__CAN1_RXCAN		0x80000000

			>;

		};



		pinctrl_can2: can2grp {

			fsl,pins = <

				MX53_PAD_KEY_COL4__CAN2_TXCAN		0x80000000

				MX53_PAD_KEY_ROW4__CAN2_RXCAN		0x80000000

			>;

		};



		pinctrl_esdhc1: esdhc1grp {

			fsl,pins = <

				MX53_PAD_SD1_DATA0__ESDHC1_DAT0		0x1d5

				MX53_PAD_SD1_DATA1__ESDHC1_DAT1		0x1d5

				MX53_PAD_SD1_DATA2__ESDHC1_DAT2		0x1d5

				MX53_PAD_SD1_DATA3__ESDHC1_DAT3		0x1d5

				MX53_PAD_SD1_CMD__ESDHC1_CMD		0x1d5

				MX53_PAD_SD1_CLK__ESDHC1_CLK		0x1d5

			>;

		};



		pinctrl_fec: fecgrp {

			fsl,pins = <

				MX53_PAD_FEC_MDC__FEC_MDC		0x80000000

				MX53_PAD_FEC_MDIO__FEC_MDIO		0x80000000

				MX53_PAD_FEC_REF_CLK__FEC_TX_CLK	0x80000000

				MX53_PAD_FEC_RX_ER__FEC_RX_ER		0x80000000

				MX53_PAD_FEC_CRS_DV__FEC_RX_DV		0x80000000

				MX53_PAD_FEC_RXD1__FEC_RDATA_1		0x80000000

				MX53_PAD_FEC_RXD0__FEC_RDATA_0		0x80000000

				MX53_PAD_FEC_TX_EN__FEC_TX_EN		0x80000000

				MX53_PAD_FEC_TXD1__FEC_TDATA_1		0x80000000

				MX53_PAD_FEC_TXD0__FEC_TDATA_0		0x80000000

			>;

		};



		pinctrl_i2c1: i2c1grp {

			fsl,pins = <

				MX53_PAD_EIM_D21__I2C1_SCL		0xc0000000

				MX53_PAD_EIM_D28__I2C1_SDA		0xc0000000

			>;

		};



		pinctrl_i2c2: i2c2grp {

			fsl,pins = <

				MX53_PAD_EIM_D16__I2C2_SDA		0xc0000000

				MX53_PAD_EIM_EB2__I2C2_SCL		0xc0000000

			>;

		};



		pinctrl_i2c3: i2c3grp {

			fsl,pins = <

				MX53_PAD_GPIO_6__I2C3_SDA		0xc0000000

				MX53_PAD_GPIO_5__I2C3_SCL		0xc0000000

			>;

		};



		pinctrl_ipu_disp2: ipudisp2grp {

			fsl,pins = <

				MX53_PAD_LVDS0_TX0_P__LDB_LVDS0_TX0	0x80000000

				MX53_PAD_LVDS0_TX1_P__LDB_LVDS0_TX1	0x80000000

				MX53_PAD_LVDS0_TX2_P__LDB_LVDS0_TX2	0x80000000

				MX53_PAD_LVDS0_TX3_P__LDB_LVDS0_TX3	0x80000000

				MX53_PAD_LVDS0_CLK_P__LDB_LVDS0_CLK	0x80000000

				MX53_PAD_LVDS1_TX0_P__LDB_LVDS1_TX0	0x80000000

				MX53_PAD_LVDS1_TX1_P__LDB_LVDS1_TX1	0x80000000

				MX53_PAD_LVDS1_TX2_P__LDB_LVDS1_TX2	0x80000000

				MX53_PAD_LVDS1_TX3_P__LDB_LVDS1_TX3	0x80000000

				MX53_PAD_LVDS1_CLK_P__LDB_LVDS1_CLK	0x80000000

			>;

		};



		pinctrl_nand: nandgrp {

			fsl,pins = <

				MX53_PAD_NANDF_WE_B__EMI_NANDF_WE_B	0x4

				MX53_PAD_NANDF_RE_B__EMI_NANDF_RE_B	0x4

				MX53_PAD_NANDF_CLE__EMI_NANDF_CLE	0x4

				MX53_PAD_NANDF_ALE__EMI_NANDF_ALE	0x4

				MX53_PAD_NANDF_WP_B__EMI_NANDF_WP_B	0xe0

				MX53_PAD_NANDF_RB0__EMI_NANDF_RB_0	0xe0

				MX53_PAD_NANDF_CS0__EMI_NANDF_CS_0	0x4

				MX53_PAD_PATA_DATA0__EMI_NANDF_D_0	0xa4

				MX53_PAD_PATA_DATA1__EMI_NANDF_D_1	0xa4

				MX53_PAD_PATA_DATA2__EMI_NANDF_D_2	0xa4

				MX53_PAD_PATA_DATA3__EMI_NANDF_D_3	0xa4

				MX53_PAD_PATA_DATA4__EMI_NANDF_D_4	0xa4

				MX53_PAD_PATA_DATA5__EMI_NANDF_D_5	0xa4

				MX53_PAD_PATA_DATA6__EMI_NANDF_D_6	0xa4

				MX53_PAD_PATA_DATA7__EMI_NANDF_D_7	0xa4

			>;

		};



		pinctrl_pwm1: pwm1grp {

			fsl,pins = <

				MX53_PAD_DISP0_DAT8__PWM1_PWMO		0x5

			>;

		};



		pinctrl_uart1: uart1grp {

			fsl,pins = <

				MX53_PAD_PATA_DIOW__UART1_TXD_MUX	0x1e4

				MX53_PAD_PATA_DMACK__UART1_RXD_MUX	0x1e4

			>;

		};



		pinctrl_uart2: uart2grp {

			fsl,pins = <

				MX53_PAD_PATA_BUFFER_EN__UART2_RXD_MUX	0x1e4

				MX53_PAD_PATA_DMARQ__UART2_TXD_MUX	0x1e4

			>;

		};



		pinctrl_uart3: uart3grp {

			fsl,pins = <

				MX53_PAD_PATA_CS_0__UART3_TXD_MUX	0x1e4

				MX53_PAD_PATA_CS_1__UART3_RXD_MUX	0x1e4

				MX53_PAD_PATA_DA_1__UART3_CTS		0x1e4

				MX53_PAD_PATA_DA_2__UART3_RTS		0x1e4

			>;

		};

	};

};



&nfc {

	pinctrl-names = "default";

	pinctrl-0 = <&pinctrl_nand_1>;

	pinctrl-0 = <&pinctrl_nand>;

	nand-bus-width = <8>;

	nand-ecc-mode = "hw";

	status = "okay";
@@ -231,7 +365,7 @@ 


&pwm1 {

	pinctrl-names = "default";

	pinctrl-0 = <&pinctrl_pwm1_1>;

	pinctrl-0 = <&pinctrl_pwm1>;

	status = "okay";

};
@@ -242,18 +376,18 @@ 


&uart1 {

	pinctrl-names = "default";

	pinctrl-0 = <&pinctrl_uart1_2>;

	pinctrl-0 = <&pinctrl_uart1>;

	status = "okay";

};



&uart2 {

	pinctrl-names = "default";

	pinctrl-0 = <&pinctrl_uart2_1>;

	pinctrl-0 = <&pinctrl_uart2>;

	status = "okay";

};



&uart3 {

	pinctrl-names = "default";

	pinctrl-0 = <&pinctrl_uart3_1>;

	pinctrl-0 = <&pinctrl_uart3>;

	status = "okay";

};

arch/arm/boot/dts/imx53-mba53.dts

+1 −1
Original line number Diff line number Diff line
@@ -148,7 +148,7 @@ 
&audmux {

	status = "okay";

	pinctrl-names = "default";

	pinctrl-0 = <&pinctrl_audmux_1>;

	pinctrl-0 = <&pinctrl_audmux>;

};



&i2c2 {

arch/arm/boot/dts/imx53-qsb.dts

+113 −10
Original line number Diff line number Diff line
@@ -26,7 +26,7 @@ 
		crtcs = <&ipu 0>;

		interface-pix-fmt = "rgb565";

		pinctrl-names = "default";

		pinctrl-0 = <&pinctrl_ipu_disp0_1>;

		pinctrl-0 = <&pinctrl_ipu_disp0>;

		status = "disabled";

		display-timings {

			claawvga {
@@ -122,7 +122,7 @@ 


&esdhc1 {

	pinctrl-names = "default";

	pinctrl-0 = <&pinctrl_esdhc1_1>;

	pinctrl-0 = <&pinctrl_esdhc1>;

	status = "okay";

};
@@ -133,7 +133,7 @@ 


&esdhc3 {

	pinctrl-names = "default";

	pinctrl-0 = <&pinctrl_esdhc3_1>;

	pinctrl-0 = <&pinctrl_esdhc3>;

	cd-gpios = <&gpio3 11 0>;

	wp-gpios = <&gpio3 12 0>;

	bus-width = <8>;
@@ -144,7 +144,7 @@ 
	pinctrl-names = "default";

	pinctrl-0 = <&pinctrl_hog>;



	hog {

	imx53-qsb {

		pinctrl_hog: hoggrp {

			fsl,pins = <

				MX53_PAD_GPIO_0__CCM_SSI_EXT1_CLK 0x80000000
@@ -164,19 +164,122 @@ 
				MX53_PAD_PATA_DA_1__GPIO7_7 0x80000000

			>;

		};



		pinctrl_audmux: audmuxgrp {

			fsl,pins = <

				MX53_PAD_KEY_COL0__AUDMUX_AUD5_TXC	0x80000000

				MX53_PAD_KEY_ROW0__AUDMUX_AUD5_TXD	0x80000000

				MX53_PAD_KEY_COL1__AUDMUX_AUD5_TXFS	0x80000000

				MX53_PAD_KEY_ROW1__AUDMUX_AUD5_RXD	0x80000000

			>;

		};



		pinctrl_esdhc1: esdhc1grp {

			fsl,pins = <

				MX53_PAD_SD1_DATA0__ESDHC1_DAT0		0x1d5

				MX53_PAD_SD1_DATA1__ESDHC1_DAT1		0x1d5

				MX53_PAD_SD1_DATA2__ESDHC1_DAT2		0x1d5

				MX53_PAD_SD1_DATA3__ESDHC1_DAT3		0x1d5

				MX53_PAD_SD1_CMD__ESDHC1_CMD		0x1d5

				MX53_PAD_SD1_CLK__ESDHC1_CLK		0x1d5

			>;

		};



		pinctrl_esdhc3: esdhc3grp {

			fsl,pins = <

				MX53_PAD_PATA_DATA8__ESDHC3_DAT0	0x1d5

				MX53_PAD_PATA_DATA9__ESDHC3_DAT1	0x1d5

				MX53_PAD_PATA_DATA10__ESDHC3_DAT2	0x1d5

				MX53_PAD_PATA_DATA11__ESDHC3_DAT3	0x1d5

				MX53_PAD_PATA_DATA0__ESDHC3_DAT4	0x1d5

				MX53_PAD_PATA_DATA1__ESDHC3_DAT5	0x1d5

				MX53_PAD_PATA_DATA2__ESDHC3_DAT6	0x1d5

				MX53_PAD_PATA_DATA3__ESDHC3_DAT7	0x1d5

				MX53_PAD_PATA_RESET_B__ESDHC3_CMD	0x1d5

				MX53_PAD_PATA_IORDY__ESDHC3_CLK		0x1d5

			>;

		};



		pinctrl_fec: fecgrp {

			fsl,pins = <

				MX53_PAD_FEC_MDC__FEC_MDC		0x80000000

				MX53_PAD_FEC_MDIO__FEC_MDIO		0x80000000

				MX53_PAD_FEC_REF_CLK__FEC_TX_CLK	0x80000000

				MX53_PAD_FEC_RX_ER__FEC_RX_ER		0x80000000

				MX53_PAD_FEC_CRS_DV__FEC_RX_DV		0x80000000

				MX53_PAD_FEC_RXD1__FEC_RDATA_1		0x80000000

				MX53_PAD_FEC_RXD0__FEC_RDATA_0		0x80000000

				MX53_PAD_FEC_TX_EN__FEC_TX_EN		0x80000000

				MX53_PAD_FEC_TXD1__FEC_TDATA_1		0x80000000

				MX53_PAD_FEC_TXD0__FEC_TDATA_0		0x80000000

			>;

		};



		pinctrl_i2c1: i2c1grp {

			fsl,pins = <

				MX53_PAD_CSI0_DAT8__I2C1_SDA		0xc0000000

				MX53_PAD_CSI0_DAT9__I2C1_SCL		0xc0000000

			>;

		};



		pinctrl_i2c2: i2c2grp {

			fsl,pins = <

				MX53_PAD_KEY_ROW3__I2C2_SDA		0xc0000000

				MX53_PAD_KEY_COL3__I2C2_SCL		0xc0000000

			>;

		};



		pinctrl_ipu_disp0: ipudisp0grp {

			fsl,pins = <

				MX53_PAD_DI0_DISP_CLK__IPU_DI0_DISP_CLK	0x5

				MX53_PAD_DI0_PIN15__IPU_DI0_PIN15	0x5

				MX53_PAD_DI0_PIN2__IPU_DI0_PIN2		0x5

				MX53_PAD_DI0_PIN3__IPU_DI0_PIN3		0x5

				MX53_PAD_DISP0_DAT0__IPU_DISP0_DAT_0	0x5

				MX53_PAD_DISP0_DAT1__IPU_DISP0_DAT_1	0x5

				MX53_PAD_DISP0_DAT2__IPU_DISP0_DAT_2	0x5

				MX53_PAD_DISP0_DAT3__IPU_DISP0_DAT_3	0x5

				MX53_PAD_DISP0_DAT4__IPU_DISP0_DAT_4	0x5

				MX53_PAD_DISP0_DAT5__IPU_DISP0_DAT_5	0x5

				MX53_PAD_DISP0_DAT6__IPU_DISP0_DAT_6	0x5

				MX53_PAD_DISP0_DAT7__IPU_DISP0_DAT_7	0x5

				MX53_PAD_DISP0_DAT8__IPU_DISP0_DAT_8	0x5

				MX53_PAD_DISP0_DAT9__IPU_DISP0_DAT_9	0x5

				MX53_PAD_DISP0_DAT10__IPU_DISP0_DAT_10	0x5

				MX53_PAD_DISP0_DAT11__IPU_DISP0_DAT_11	0x5

				MX53_PAD_DISP0_DAT12__IPU_DISP0_DAT_12	0x5

				MX53_PAD_DISP0_DAT13__IPU_DISP0_DAT_13	0x5

				MX53_PAD_DISP0_DAT14__IPU_DISP0_DAT_14	0x5

				MX53_PAD_DISP0_DAT15__IPU_DISP0_DAT_15	0x5

				MX53_PAD_DISP0_DAT16__IPU_DISP0_DAT_16	0x5

				MX53_PAD_DISP0_DAT17__IPU_DISP0_DAT_17	0x5

				MX53_PAD_DISP0_DAT18__IPU_DISP0_DAT_18	0x5

				MX53_PAD_DISP0_DAT19__IPU_DISP0_DAT_19	0x5

				MX53_PAD_DISP0_DAT20__IPU_DISP0_DAT_20	0x5

				MX53_PAD_DISP0_DAT21__IPU_DISP0_DAT_21	0x5

				MX53_PAD_DISP0_DAT22__IPU_DISP0_DAT_22	0x5

				MX53_PAD_DISP0_DAT23__IPU_DISP0_DAT_23	0x5

			>;

		};



		pinctrl_uart1: uart1grp {

			fsl,pins = <

				MX53_PAD_CSI0_DAT10__UART1_TXD_MUX	0x1e4

				MX53_PAD_CSI0_DAT11__UART1_RXD_MUX	0x1e4

			>;

		};

	};

};



&uart1 {

	pinctrl-names = "default";

	pinctrl-0 = <&pinctrl_uart1_1>;

	pinctrl-0 = <&pinctrl_uart1>;

	status = "okay";

};



&i2c2 {

	pinctrl-names = "default";

	pinctrl-0 = <&pinctrl_i2c2_1>;

	pinctrl-0 = <&pinctrl_i2c2>;

	status = "okay";



	sgtl5000: codec@0a {
@@ -190,7 +293,7 @@ 


&i2c1 {

	pinctrl-names = "default";

	pinctrl-0 = <&pinctrl_i2c1_1>;

	pinctrl-0 = <&pinctrl_i2c1>;

	status = "okay";



	accelerometer: mma8450@1c {
@@ -295,13 +398,13 @@ 


&audmux {

	pinctrl-names = "default";

	pinctrl-0 = <&pinctrl_audmux_1>;

	pinctrl-0 = <&pinctrl_audmux>;

	status = "okay";

};



&fec {

	pinctrl-names = "default";

	pinctrl-0 = <&pinctrl_fec_1>;

	pinctrl-0 = <&pinctrl_fec>;

	phy-mode = "rmii";

	phy-reset-gpios = <&gpio7 6 0>;

	status = "okay";