Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 769b6409 authored by Peter Griffin's avatar Peter Griffin Committed by Mauro Carvalho Chehab
Browse files

[media] c8sectpfe: Update DT binding doc with some minor fixes 



Signed-off-by: default avatarPeter Griffin <peter.griffin@linaro.org>
Acked-by: default avatarLee Jones <lee.jones@linaro.org>
Signed-off-by: default avatarMauro Carvalho Chehab <mchehab@osg.samsung.com>
parent 0014eb75

Documentation/devicetree/bindings/media/stih407-c8sectpfe.txt

+7 −7
Original line number Diff line number Diff line
@@ -55,20 +55,20 @@ Example: 
		status = "okay";

		reg = <0x08a20000 0x10000>, <0x08a00000 0x4000>;

		reg-names = "stfe", "stfe-ram";

		interrupts = <0 34 0>, <0 35 0>;

		interrupts = <GIC_SPI 34 IRQ_TYPE_NONE>, <GIC_SPI 35 IRQ_TYPE_NONE>;

		interrupt-names = "stfe-error-irq", "stfe-idle-irq";



		pinctrl-names	= "tsin0-serial", "tsin0-parallel", "tsin3-serial",

				"tsin4-serial", "tsin5-serial";



		pinctrl-0	= <&pinctrl_tsin0_serial>;

		pinctrl-1	= <&pinctrl_tsin0_parallel>;

		pinctrl-2	= <&pinctrl_tsin3_serial>;

		pinctrl-3	= <&pinctrl_tsin4_serial_alt3>;

		pinctrl-4	= <&pinctrl_tsin5_serial_alt1>;



		pinctrl-names	= "tsin0-serial",

				  "tsin0-parallel",

				  "tsin3-serial",

				  "tsin4-serial",

				  "tsin5-serial";

		clocks = <&clk_s_c0_flexgen CLK_PROC_STFE>;

		clock-names = "stfe";

		clock-names = "c8sectpfe";



		/* tsin0 is TSA on NIMA */

		tsin0: port@0 {