Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 6dea2c1e authored by Laurent Pinchart's avatar Laurent Pinchart Committed by Simon Horman
Browse files

ARM: shmobile: r8a7790: Add SSI clocks in device tree 



Signed-off-by: default avatarLaurent Pinchart <laurent.pinchart+renesas@ideasonboard.com>
Signed-off-by: default avatarSimon Horman <horms+renesas@verge.net.au>
parent ec71f552

arch/arm/boot/dts/r8a7790.dtsi

+20 −0
Original line number Diff line number Diff line
@@ -626,5 +626,25 @@ 
			clock-output-names =

				"rcan1", "rcan0", "qspi_mod", "i2c3", "i2c2", "i2c1", "i2c0";

		};

		mstp10_clks: mstp10_clks@e6150998 {

			compatible = "renesas,r8a7790-mstp-clocks", "renesas,cpg-mstp-clocks";

			reg = <0 0xe6150998 0 4>, <0 0xe61509a8 0 4>;

			clocks = <&p_clk>, <&mstp10_clks R8A7790_CLK_SSI>,

				 <&mstp10_clks R8A7790_CLK_SSI>, <&mstp10_clks R8A7790_CLK_SSI>,

				 <&mstp10_clks R8A7790_CLK_SSI>, <&mstp10_clks R8A7790_CLK_SSI>,

				 <&mstp10_clks R8A7790_CLK_SSI>, <&mstp10_clks R8A7790_CLK_SSI>,

				 <&mstp10_clks R8A7790_CLK_SSI>, <&mstp10_clks R8A7790_CLK_SSI>,

				 <&mstp10_clks R8A7790_CLK_SSI>;

			#clock-cells = <1>;

			renesas,clock-indices = <

				R8A7790_CLK_SSI R8A7790_CLK_SSI9 R8A7790_CLK_SSI8

				R8A7790_CLK_SSI7 R8A7790_CLK_SSI6 R8A7790_CLK_SSI5

				R8A7790_CLK_SSI4 R8A7790_CLK_SSI3 R8A7790_CLK_SSI2

				R8A7790_CLK_SSI1 R8A7790_CLK_SSI0

			>;

			clock-output-names =

				"ssi", "ssi9", "ssi8", "ssi7", "ssi6", "ssi5",

				"ssi4", "ssi3", "ssi2", "ssi1", "ssi0";

		};

	};

};

include/dt-bindings/clock/r8a7790-clock.h

+13 −0
Original line number Diff line number Diff line
@@ -104,4 +104,17 @@ 
#define R8A7790_CLK_I2C1		30

#define R8A7790_CLK_I2C0		31



/* MSTP10 */

#define R8A7790_CLK_SSI			5

#define R8A7790_CLK_SSI9		6

#define R8A7790_CLK_SSI8		7

#define R8A7790_CLK_SSI7		8

#define R8A7790_CLK_SSI6		9

#define R8A7790_CLK_SSI5		10

#define R8A7790_CLK_SSI4		11

#define R8A7790_CLK_SSI3		12

#define R8A7790_CLK_SSI2		13

#define R8A7790_CLK_SSI1		14

#define R8A7790_CLK_SSI0		15



#endif /* __DT_BINDINGS_CLOCK_R8A7790_H__ */