Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 69636a85 authored by Tomeu Vizoso's avatar Tomeu Vizoso Committed by Kukjin Kim
Browse files

ARM: dts: Add clocks to DISP1 domain in exynos5250



Adds to the node of the DISP1 power domain the two clocks that need to
be reparented while the domain is powered off:
CLK_MOUT_ACLK200_DISP1_SUB and CLK_MOUT_ACLK300_DISP1_SUB.

Otherwise the state is unknown at power up and the mixer's clocks are
all messed up.

Signed-off-by: default avatarTomeu Vizoso <tomeu.vizoso@collabora.com>
Link: http://lkml.kernel.org/g/561CDC33.7050103@collabora.com


Signed-off-by: default avatarKrzysztof Kozlowski <k.kozlowski@samsung.com>
Signed-off-by: default avatarKukjin Kim <kgene@kernel.org>
parent ae8a2881
Loading
Loading
Loading
Loading
+4 −0
Original line number Diff line number Diff line
@@ -130,6 +130,10 @@
		compatible = "samsung,exynos4210-pd";
		reg = <0x100440A0 0x20>;
		#power-domain-cells = <0>;
		clocks = <&clock CLK_FIN_PLL>,
			 <&clock CLK_MOUT_ACLK200_DISP1_SUB>,
			 <&clock CLK_MOUT_ACLK300_DISP1_SUB>;
		clock-names = "oscclk", "clk0", "clk1";
	};

	clock: clock-controller@10010000 {