Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 64c535e9 authored by Laurent Pinchart's avatar Laurent Pinchart Committed by Simon Horman
Browse files

sh: sh772[34]: Set serial port sampling rate to 8 for SCIFA ports 



SCIFA ports on sh7723 and sh7724 seem to use a sampling rate of half the
value specified in the datasheet. This is currently handled by a custom
baud rate calculation algorithm. The algorithm ID will be removed from
platform data, set the sampling rate directly instead.

Signed-off-by: default avatarLaurent Pinchart <laurent.pinchart+renesas@ideasonboard.com>
Signed-off-by: default avatarSimon Horman <horms+renesas@verge.net.au>
parent d850acf9

arch/sh/kernel/cpu/sh4a/setup-sh7723.c

+3 −3
Original line number Diff line number Diff line
@@ -98,7 +98,7 @@ static struct plat_sci_port scif3_platform_data = { 
	.flags          = UPF_BOOT_AUTOCONF,

	.port_reg	= SCIx_NOT_SUPPORTED,

	.scscr		= SCSCR_RE | SCSCR_TE | SCSCR_REIE,

	.scbrr_algo_id	= SCBRR_ALGO_3,

	.sampling_rate	= 8,

	.type           = PORT_SCIFA,

};
@@ -121,7 +121,7 @@ static struct plat_sci_port scif4_platform_data = { 
	.port_reg	= SCIx_NOT_SUPPORTED,

	.flags          = UPF_BOOT_AUTOCONF,

	.scscr		= SCSCR_RE | SCSCR_TE | SCSCR_REIE,

	.scbrr_algo_id	= SCBRR_ALGO_3,

	.sampling_rate	= 8,

	.type           = PORT_SCIFA,

};
@@ -144,7 +144,7 @@ static struct plat_sci_port scif5_platform_data = { 
	.port_reg	= SCIx_NOT_SUPPORTED,

	.flags          = UPF_BOOT_AUTOCONF,

	.scscr		= SCSCR_RE | SCSCR_TE | SCSCR_REIE,

	.scbrr_algo_id	= SCBRR_ALGO_3,

	.sampling_rate	= 8,

	.type           = PORT_SCIFA,

};

arch/sh/kernel/cpu/sh4a/setup-sh7724.c

+3 −3
Original line number Diff line number Diff line
@@ -365,7 +365,7 @@ static struct plat_sci_port scif3_platform_data = { 
	.port_reg	= SCIx_NOT_SUPPORTED,

	.flags          = UPF_BOOT_AUTOCONF,

	.scscr		= SCSCR_RE | SCSCR_TE,

	.scbrr_algo_id	= SCBRR_ALGO_3,

	.sampling_rate	= 8,

	.type           = PORT_SCIFA,

};
@@ -388,7 +388,7 @@ static struct plat_sci_port scif4_platform_data = { 
	.port_reg	= SCIx_NOT_SUPPORTED,

	.flags          = UPF_BOOT_AUTOCONF,

	.scscr		= SCSCR_RE | SCSCR_TE,

	.scbrr_algo_id	= SCBRR_ALGO_3,

	.sampling_rate	= 8,

	.type           = PORT_SCIFA,

};
@@ -411,7 +411,7 @@ static struct plat_sci_port scif5_platform_data = { 
	.port_reg	= SCIx_NOT_SUPPORTED,

	.flags          = UPF_BOOT_AUTOCONF,

	.scscr		= SCSCR_RE | SCSCR_TE,

	.scbrr_algo_id	= SCBRR_ALGO_3,

	.sampling_rate	= 8,

	.type           = PORT_SCIFA,

};