Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 60189ddf authored by Michael Chan's avatar Michael Chan Committed by David S. Miller
Browse files

[TG3]: Power down/up 5906 PHY correctly. 



The 5906 PHY requires a special register bit to power down and up the
PHY.

Signed-off-by: default avatarMichael Chan <mchan@broadcom.com>
Signed-off-by: default avatarDavid S. Miller <davem@davemloft.net>
parent c49a1561

drivers/net/tg3.c

+16 −1
Original line number Diff line number Diff line
@@ -959,6 +959,13 @@ static int tg3_phy_reset(struct tg3 *tp) 
	u32 phy_status;

	int err;



	if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5906) {

		u32 val;



		val = tr32(GRC_MISC_CFG);

		tw32_f(GRC_MISC_CFG, val & ~GRC_MISC_CFG_EPHY_IDDQ);

		udelay(40);

	}

	err  = tg3_readphy(tp, MII_BMSR, &phy_status);

	err |= tg3_readphy(tp, MII_BMSR, &phy_status);

	if (err != 0)
@@ -1170,7 +1177,15 @@ static void tg3_power_down_phy(struct tg3 *tp) 
	if (tp->tg3_flags2 & TG3_FLG2_PHY_SERDES)

		return;



	if (GET_ASIC_REV(tp->pci_chip_rev_id) != ASIC_REV_5906) {

	if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5906) {

		u32 val;



		tg3_bmcr_reset(tp);

		val = tr32(GRC_MISC_CFG);

		tw32_f(GRC_MISC_CFG, val | GRC_MISC_CFG_EPHY_IDDQ);

		udelay(40);

		return;

	} else {

		tg3_writephy(tp, MII_TG3_EXT_CTRL,

			     MII_TG3_EXT_CTRL_FORCE_LED_OFF);

		tg3_writephy(tp, MII_TG3_AUX_CTRL, 0x01b2);

drivers/net/tg3.h

+1 −0
Original line number Diff line number Diff line
@@ -1350,6 +1350,7 @@ 
#define  GRC_MISC_CFG_BOARD_ID_5788	0x00010000

#define  GRC_MISC_CFG_BOARD_ID_5788M	0x00018000

#define  GRC_MISC_CFG_BOARD_ID_AC91002A1 0x00018000

#define  GRC_MISC_CFG_EPHY_IDDQ		0x00200000

#define  GRC_MISC_CFG_KEEP_GPHY_POWER	0x04000000

#define GRC_LOCAL_CTRL			0x00006808

#define  GRC_LCLCTRL_INT_ACTIVE		0x00000001