Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 5fa0fa4b authored by Brian Bian's avatar Brian Bian Committed by Rafael J. Wysocki
Browse files

powercap / RAPL: Add support for Intel Skylake processors 



Signed-off-by: default avatarBrian Bian <brian.bian@intel.com>
Acked-by: default avatarJacob Pan <jacob.jun.pan@linux.intel.com>
Signed-off-by: default avatarRafael J. Wysocki <rafael.j.wysocki@intel.com>
parent ea85dbca

drivers/powercap/intel_rapl.c

+1 −0
Original line number Original line Diff line number Diff line
@@ -1064,6 +1064,7 @@ static const struct x86_cpu_id rapl_ids[] __initconst = { 
	RAPL_CPU(0x3f, rapl_defaults_hsw_server),/* Haswell servers */

	RAPL_CPU(0x3f, rapl_defaults_hsw_server),/* Haswell servers */

	RAPL_CPU(0x4f, rapl_defaults_hsw_server),/* Broadwell servers */

	RAPL_CPU(0x4f, rapl_defaults_hsw_server),/* Broadwell servers */

	RAPL_CPU(0x45, rapl_defaults_core),/* Haswell ULT */

	RAPL_CPU(0x45, rapl_defaults_core),/* Haswell ULT */

	RAPL_CPU(0x4E, rapl_defaults_core),/* Skylake */

	RAPL_CPU(0x4C, rapl_defaults_atom),/* Braswell */

	RAPL_CPU(0x4C, rapl_defaults_atom),/* Braswell */

	RAPL_CPU(0x4A, rapl_defaults_atom),/* Tangier */

	RAPL_CPU(0x4A, rapl_defaults_atom),/* Tangier */

	RAPL_CPU(0x56, rapl_defaults_core),/* Future Xeon */

	RAPL_CPU(0x56, rapl_defaults_core),/* Future Xeon */